參數(shù)資料
型號(hào)： AD842KQ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 16/16頁(yè)
文件大?。?/td> 0K
描述： IC OPAMP GP 80MHZ 100MA 14CDIP
標(biāo)準(zhǔn)包裝： 25
放大器類(lèi)型： 通用
電路數(shù)： 1
轉(zhuǎn)換速率： 375 V/µs
增益帶寬積： 80MHz
電流 - 輸入偏壓： 3.5µA
電壓 - 輸入偏移： 300µV
電流 - 電源： 13mA
電流 - 輸出 / 通道： 100mA
電壓 - 電源，單路/雙路(±)： ±5 V ~ 18 V
工作溫度： 0°C ~ 75°C
安裝類(lèi)型： 通孔
封裝/外殼： 14-CDIP（0.300"，7.62mm）
供應(yīng)商設(shè)備封裝： 14-CERDIP
包裝： 管件
Data Sheet
AD842
THEORY OF OPERATION
OFFSET NULLING
The input offset voltage of the AD842 is very low for a high
speed op amp, but if additional nulling is required, the circuit
shown in Figure 28 can be used.
SETTLING TIME
Figure 29 and Figure 31 show the settling performance of the
AD842 in the test circuit shown in Figure 30.
Settling time is the interval of time from the application of an
ideal step function input until the closed-loop amplifier output
enters and remains within a specified error band.
This definition encompasses the major components that
comprise settling time. They include the following:
Propagation delay through the amplifier.
Slewing time to approach the final output value.
Time of recovery from the overload associated with
slewing.
Linear settling to within the specified error band.
Expressed in these terms, the measurement of settling time
must be accurate to assure the user that the amplifier is worth
consideration for the application.
Figure 28. Offset Nulling (PDIP)
Figure 29. 0.01% Settling Time
Figure 30 shows how measurement of the AD842 0.01% settling
in 100 ns is accomplished by amplifying the error signal from a
false summing junction with a very high speed proprietary
hybrid error amplifier specially designed to enable testing of
small settling errors. Under test, the device drives a 300 Ω load.
The input to the error amp is clamped to avoid possible
problems associated with the overdrive recovery of the
oscilloscope input amplifier. The error amp gains the error from
the false summing junction by 15, and it contains a gain vernier
to fine trim the gain.
Figure 31 shows the long-term stability of the settling
characteristics of the AD842 output after a 10 V step. There is
no evidence of settling tails after the initial transient recovery
time. The use of a junction isolated process, together with
careful layout, avoids these problems by minimizing the effects
of transistor isolation capacitance discharge and thermally
induced shifts in circuit operating points. These problems do
not occur even under high output current conditions.
Figure 30. Settling Time Test Circuit (PDIP)
+VS
–VS
VOUT
RL
2.2F
0.1F
2.2F
0.1F
10k
VIN
AD842
11
3
13
6
10
4
5
09477-
028
09477-
029
100%
90%
0%
10%
10mV
10V
20ns
OUTPUT:
10V/DIV
OUTPUT
ERROR:
0.02%/DIV
2.2F
0.1F
2.2F
0.1F
499
–15V
DDD5109
FLAT-TOP
PULSE
GENERATOR
50
499
1k
499
1k
+15V
HP6263
ERROR
AMP
(×15)
TEK
7603
OSCILLOSCOPE
TEK
7A13
TEK
7A16
FET PROBE
TEK P6201
AD842
11
6
10
4
5
09477-
030
Rev. F | Page 9 of 16
相關(guān)PDF資料
PDF描述
P4KE51CA-G TVS 400W 51V 5% BIDIR DO-41
66506-230 QUICKIE HEADER2X15
P4KE43CA-G TVS 400W 43V 5% BIDIR DO-41
PS-187-2A-15 CONN HOUSING PS .187 DUAL VERT
LT1124AMPS8#TRPBF IC OPAMP DUAL PREC HS LN 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD842SCHIPS 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Wideband, High Output Current, Fast Settling Op Amp
AD842SE 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Voltage-Feedback Operational Amplifier
ad842se/883b 制造商:Analog Devices 功能描述:OP AMP SGL GP 18V 20PIN LCC - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:HIGH OUTPUT CURRENT AMP - Bulk
AD842SH 制造商:Rochester Electronics LLC 功能描述:HIGH OUTPUT CURRENT AMP - Bulk 制造商:Analog Devices 功能描述:
AD842SH/883B 制造商:Rochester Electronics LLC 功能描述:- Bulk
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*