- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄6034 > AD8555ARZ (Analog Devices Inc)IC AMP CHOPPER 2MHZ 10MA 8SOIC PDF資料下載
參數(shù)資料
| 型號： | AD8555ARZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC AMP CHOPPER 2MHZ 10MA 8SOIC |
| 標(biāo)準(zhǔn)包裝： | 98 |
| 系列： | DigiTrim® |
| 放大器類型： | 斷路器（零漂移） |
| 電路數(shù)： | 1 |
| 轉(zhuǎn)換速率： | 1.2 V/µs |
| 增益帶寬積： | 2MHz |
| 電流 - 輸入偏壓： | 16nA |
| 電壓 - 輸入偏移： | 2µV |
| 電流 - 電源： | 2mA |
| 電流 - 輸出 / 通道： | 10mA |
| 電壓 - 電源，單路/雙路(±)： | 2.7 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 125°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SO |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 771 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
AD8555
Rev. A | Page 19 of 28
OPEN WIRE FAULT DETECTION
The inputs to A1 and A2, VNEG and VPOS, each have a com-
parator to detect whether VNEG or VPOS exceeds a threshold
voltage, nominally VDD 1.1 V. If (VNEG > VDD 1.1 V) or
(VPOS > VDD 1.1 V), VOUT is clamped to VSS. The output
current limit circuit is disabled in this mode, but the maximum
sink current is approximately 50 mA when VDD = 5 V. The
inputs to A1 and A2, VNEG and VPOS, are also pulled up to
VDD by currents IP1 and IP2. These are both nominally 18 nA
and matched to within 5 nA. If the inputs to A1 or A2 are acci-
dentally left floating, e.g., an open wire fault, IP1 and IP2 pull
them to VDD, which would cause VOUT to swing to VSS, al-
lowing this fault to be detected. It is not possible to disable IP1
and IP2, nor the clamping of VOUT to VSS, when VNEG or
VPOS approaches VDD.
SHORTED WIRE FAULT DETECTION
The AD8555 provides fault detection, in the case where VPOS,
VNEG, or VCLAMP shorts to VDD and VSS. Figure 50 shows
the voltage regions at VPOS, VNEG, and VCLAMP that trigger
an error condition. When an error condition occurs, the VOUT
pin is shorted to VSS. Table 8 lists the voltage levels shown in
VPOS
VNEG
VSS
VINL
VINH
VDD
VSS
VCLL
VDD
VCLAMP
VSS
VINL
VINH
VDD
ERROR
NORMAL
ERROR
NORMAL
ERROR
NORMAL
04598-0-002
Figure 50. Voltage Regions at VPOS, VNEG, and VCLAMP
That Trigger a Fault Condition
Table 8. Typical VINL, VINH, and VCLL Values (VDD = 5 V)
Voltage
Typical Min
Typical Max
Purpose
VINH
3.9 V
4.2 V
Short to VDD
Fault Detection
VINL
0.195 V
0.55 V
Short to VSS
Fault Detection
VCLL
1 V
1.2 V
Short to VSS
Fault Detection
FLOATING VPOS, VNEG, OR VCLAMP FAULT
DETECTION
A floating fault condition at the VPOS, VNEG, or VCLAMP
pins is detected by using a low current to pull a floating input
into an error voltage range, which is defined in the previous
section. In this way, the VOUT pin is shorted to VSS when a
floating input is detected. Table 9 lists the currents used.
Table 9. Floating Fault Detection at VPOS, VNEG, and
VCLAMP
Pin
Typical Current
Goal of Current
VPOS
16 nA pull-up
Pull VPOS above VINH
VNEG
16 nA pull-up
Pull VNEG above VINH
VCLAMP
0.2 μA pull-down
Pull VCLAMP below VCLL
DEVICE PROGRAMMING
Digital Interface
The digital interface allows the first stage gain, second stage
gain, and output offset to be adjusted and allows desired values
for these parameters to be permanently stored by selectively
blowing polysilicon fuses. To minimize pin count and board
space, a single-wire digital interface is used. The digital input
pin, DIGIN, has hysteresis to minimize the possibility of inad-
vertent triggering with slow signals. It also has a pull-down
current sink to allow it to be left floating when programming is
not being performed. The pull-down ensures inactive status of
the digital input by forcing a dc low voltage on DIGIN.
A short pulse at DIGIN from low to high and back to low again,
e.g., between 50 ns and 10 μs long, loads a 0 into a shift register.
A long pulse at DIGIN, e.g., 50 μs or longer, loads a 1 into the
shift register. The time between pulses should be at least 10 μs.
Assuming VSS = 0 V, voltages at DIGIN between VSS and 0.2 ×
VDD are recognized as a low, and voltages at DIGIN between
0.8 × VDD and VDD are recognized as a high. A timing dia-
gram example showing the waveform for entering code 010011
into the shift register is shown in Figure 51.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC6254CMS#PBF | IC OPAMP R-R 720MHZ MSOP-16 |
| FG-8 | FINGER GUARD FOR FAN |
| TSW-126-14-T-S | CONN HEADER 26POS .100" SNGL TIN |
| TSW-126-08-T-S | CONN HEADER 26POS .100" SNGL TIN |
| TSW-107-08-T-D-RA | CONN HEADER 14PS .100 DL R/A TIN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8555ARZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Zero-Drift, Digitally Programmable Sensor Signal Amplifier |
| AD8555ARZ-REEL | 功能描述:IC AMP CHOPPER 2MHZ 10MA 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:DigiTrim® 標(biāo)準(zhǔn)包裝:73 系列:Over-The-Top® 放大器類型:通用 電路數(shù):4 輸出類型:滿擺幅 轉(zhuǎn)換速率:0.07 V/µs 增益帶寬積:200kHz -3db帶寬:- 電流 - 輸入偏壓:1nA 電壓 - 輸入偏移:285µV 電流 - 電源:50µA 電流 - 輸出 / 通道:25mA 電壓 - 電源，單路/雙路(±):2 V ~ 44 V，±1 V ~ 22 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:16-DFN-EP（5x3） 包裝:管件 |
| AD8555ARZ-REEL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Zero-Drift, Digitally Programmable Sensor Signal Amplifier |
| AD8555ARZ-REEL7 | 功能描述:IC AMP CHOPPER 2MHZ 10MA 8SOIC RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:DigiTrim® 標(biāo)準(zhǔn)包裝:50 系列:- 放大器類型:J-FET 電路數(shù):2 輸出類型:- 轉(zhuǎn)換速率:3.5 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:30pA 電壓 - 輸入偏移:2000µV 電流 - 電源:200µA 電流 - 輸出 / 通道:- 電壓 - 電源，單路/雙路(±):7 V ~ 36 V，±3.5 V ~ 18 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:8-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:8-PDIP 包裝:管件 |
| AD8555ARZ-REEL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Zero-Drift, Digitally Programmable Sensor Signal Amplifier |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。