- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄5401 > AD8594ARZ (Analog Devices Inc)IC OPAMP GP R-R CMOS 3MHZ 16SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8594ARZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 6/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC OPAMP GP R-R CMOS 3MHZ 16SOIC |
| 產(chǎn)品變化通告： | Product Discontinuance 27/Oct/2011 |
| 標(biāo)準(zhǔn)包裝： | 48 |
| 放大器類(lèi)型： | 通用 |
| 電路數(shù)： | 4 |
| 輸出類(lèi)型： | 滿(mǎn)擺幅 |
| 轉(zhuǎn)換速率： | 5 V/µs |
| 增益帶寬積： | 3MHz |
| 電流 - 輸入偏壓： | 5pA |
| 電壓 - 輸入偏移： | 2000µV |
| 電流 - 電源： | 1.25mA |
| 電流 - 輸出 / 通道： | 250mA |
| 電壓 - 電源，單路/雙路(±)： | 2.5 V ~ 6 V，±1.25 V ~ 3 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁(yè)面： | 767 (CN2011-ZH PDF) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
AD8591/AD8592/AD8594
Rev. B | Page 14 of 16
The U1-A amplifier is configured as a unity-gain buffer driving
a 1 nF capacitor. The input signal is connected to the noninverting
input, and the sample clock controls the shutdown for that
amplifier. When the sample clock is high, the U1-A amplifier is
active and the output follows VIN. When the sample clock goes
low, U1-A shuts down with the output of the amplifier going to
a high impedance state, holding the voltage on the C1 capacitor.
SINGLE-SUPPLY DIFFERENTIAL LINE DRIVER
Figure 43 shows a single-supply differential line driver circuit
that can drive a 600 Ω load with less than 0.7% distortion from
20 Hz to 15 kHz with an input signal of 4 V p-p and a single 5 V
supply. The design uses an AD8594 to mimic the performance
of a fully balanced transformer-based solution. However, this
design occupies much less board space, while maintaining low
distortion, and can operate down to dc. Like the transformer-based
design, either output can be shorted to ground for unbalanced
line driver applications without changing the circuit gain of 1.
The U1-B amplifier is used as a unity-gain buffer to prevent
loading on C1. Because of the low input bias current of the U1-B
CMOS input stage and the high impedance state of the U1-A
output in shutdown, there is little voltage droop from C1 during
the hold period. This circuit can be used with sample frequencies as
high as 500 kHz and as low as 1 Hz. By increasing the C1 value,
lower voltage droop is achieved for very low sample rates.
RL
600
C1
22F
A2
9
8
7
3
1
2
A1
+5V
R1
10k
R2
10k
R11
10k
R7
10k
8
7
A1
+5V
R8
100k
R9
100k
C2
1F
R12
10k
R14
50
A2
1
2
3
R3
10k
R6
10k
R13
10k
C3
47F
VO1
VO2
C4
47F
A1, A2 = 1/2 AD8592
GAIN = R3
R2
SET: R7, R10, R11 = R2
SET: R6, R12, R13 = R3
VIN
R10
10k
R5
50
10
4
10
4
9
0
110
6-
044
DIRECT ACCESS ARRANGEMENT FOR PCMCIA
MODEMS (TELEPHONE LINE INTERFACE)
Figure 42 illustrates a 5 V transmit/receive telephone line
interface for 600 Ω systems. It allows full duplex transmission
of signals on a transformer-coupled 600 Ω line in a differential
manner. Amplifier A1 provides gain that can be adjusted to
meet the modem output drive requirements. Both A1 and A2
are configured to apply the largest possible signal on a single
supply to the transformer. Because of the high output current
drive and low dropout voltages of the AD8594, the largest signal
available on a single 5 V supply is approximately 4.5 V p-p into
a 600 Ω transmission system. Amplifier A3 is configured as a
difference amplifier for two reasons. It prevents the transmit
signal from interfering with the receive signal, and it extracts
the receive signal from the transmission line for amplification
by A4. The gain of A4 can be adjusted in the same manner as
the gain of A1 to meet the input signal requirements of the
modem. Standard resistor values permit the use of single
inline package (SIP) format resistor arrays. Couple this with
the 16-lead TSSOP or SOIC footprint of the AD8594, and this
circuit offers a compact, cost-effective solution.
Figure 43. Low Noise, Single-Supply Differential Line Driver
R8 and R9 set up the common-mode output voltage equal to
half of the supply voltage. C1 is used to couple the input signal
and can be omitted if the dc voltage of the input is equal to half
of the supply voltage.
The circuit can also be configured to provide additional gain, if
desired. The gain of the circuit is
2
3
R
V
A
IN
OUT
V
=
(7)
R7
10k
R8
10k
+5V
6.2V
TRANSMIT
TxA
RECEIVE
RxA
C1
0.1F
R1
10k
R2
9.09k
2k
P1
Tx GAIN
ADJUST
A1
A2
A3
A4
A1, A2 = 1/4 AD8594
A3, A4 = 1/4 AD8594
R3
360
1:1
T1
TO TELEPHONE
LINE
1
2
3
7
6
5
11
12
10
15
14
16
R5
10k
R6
10k
R9
10k
R14
14.3k
R10
10k
R11
10k
R12
10k
R13
10k
C2
0.1F
P2
Rx GAIN
ADJUST
2k
ZO
600
MIDCOM
671-8005
SHUTDOWN
9
10F
0
1106-
043
where:
VOUT = VO1 VO2
R2 = R7 = R10 = R11
R3 = R6 = R12 = R1
Figure 42. Single-Supply Direct Access Arrangement for PCMCIA Modems
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSW-107-26-L-D | CONN HEADER 14POS .100" DL GOLD |
| MIC7300BM5 TR | IC OP AMP R-R IN/OUT SOT23-5 |
| TSW-108-26-L-D | CONN HEADER 16POS .100" DL GOLD |
| TSW-109-26-L-D | CONN HEADER 18POS .100" DL GOLD |
| MIC7122BMM TR | IC OP AMP DUAL R-R IN/OUT 8MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8594ARZ-REEL | 功能描述:IC OPAMP GP R-R CMOS 3MHZ 16SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 放大器類(lèi)型:通用 電路數(shù):1 輸出類(lèi)型:滿(mǎn)擺幅 轉(zhuǎn)換速率:0.11 V/µs 增益帶寬積:350kHz -3db帶寬:- 電流 - 輸入偏壓:4nA 電壓 - 輸入偏移:20µV 電流 - 電源:260µA 電流 - 輸出 / 通道:20mA 電壓 - 電源，單路/雙路(±):2.7 V ~ 36 V，±1.35 V ~ 18 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SO 包裝:帶卷 (TR) |
| AD8594ARZ-REEL7 | 制造商:Analog Devices 功能描述:OP Amp Quad GP R-R I/O 6V 16-Pin SOIC N T/R |
| AD8597 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:30 V, Low Noise, Rail-to-Rail |
| AD8597_08 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Single and Dual, Ultralow Distortion, Ultralow Noise Op Amps |
| AD8597ACPZ-R2 | 功能描述:IC OPAMP SGL 1.1NV LN 8LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 放大器類(lèi)型:通用 電路數(shù):4 輸出類(lèi)型:- 轉(zhuǎn)換速率:0.6 V/µs 增益帶寬積:1MHz -3db帶寬:- 電流 - 輸入偏壓:45nA 電壓 - 輸入偏移:2000µV 電流 - 電源:1.4mA 電流 - 輸出 / 通道:40mA 電壓 - 電源，單路/雙路(±):3 V ~ 32 V，±1.5 V ~ 16 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:14-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:14-TSSOP 包裝:帶卷 (TR) 其它名稱(chēng):LM324ADTBR2G-NDLM324ADTBR2GOSTR |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。