- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1985 > AD8802AR (Analog Devices Inc)IC DAC 8BIT 12CH W/SD 20-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8802AR |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 14/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 8BIT 12CH W/SD 20-SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 37 |
| 系列： | TrimDAC® |
| 設(shè)置時(shí)間： | 600ns |
| 位數(shù)： | 8 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 12 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 60µW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SOIC W |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 12 電壓，單極 |
| 采樣率（每秒）： | 1.7M |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)
AD8802/AD8804
REV. 0
–7–
PROGRAMMING THE OUTPUT VOLTAGE
The output voltage range is determined by the external refer-
ence connected to VREFH and VREFL pins. See Figure 16 for a
simplified diagram of the equivalent DAC circuit. In the case of
the AD8802 its VREFL is internally connected to GND and
therefore cannot be offset. VREFH can be tied to VDD and VREFL
can be tied to GND establishing a basic rail-to-rail voltage out-
put programming range. Other output ranges are established by
the use of different external voltage references. The general
transfer equation which determines the programmed output
voltage is:
VO (Dx) = (Dx)/256
× (V
REFH – VREFL) + VREFL
Eq. 1
where Dx is the data contained in the 8-bit DACx register.
MSB
OX
2R
R
P CH
N CH
TO OTHER DACS
R
2R
GND
VREFL
LSB
DAC
REGISTER
D6
D0
D7
VREFH
......
...
Figure 16. AD8802/AD8804 Equivalent TrimDAC Circuit
For example, when VREFH = +5 V and VREFL = 0 V, the follow-
ing output voltages will be generated for the following codes:
Output State
D
VOx
(VREFH = +5 V, VREFL = 0 V)
255
4.98 V
Full Scale
128
2.50 V
Half Scale (Midscale Reset Value)
1
0.02 V
1 LSB
0
0.00 V
Zero Scale
REFERENCE INPUTS (VREFH, VREFL)
The reference input pins set the output voltage range of all
twelve DACs. In the case of the AD8802 only the VREFH pin is
available to establish a user designed full-scale output voltage.
The external reference voltage can be any value between 0 and
VDD but must not exceed the VDD supply voltage. The AD8804
has access to the VREFL which establishes the zero-scale output
voltage, any voltage can be applied between 0 V and VDD. VREFL
can be smaller or larger in voltage than VREFH since the DAC
design uses fully bidirectional switches as shown in Figure 16.
The input resistance to the DAC has a code dependent variation
which has a nominal worst case measured at 55H, which is ap-
proximately 1.2 k
. When V
REFH is greater than VREFL, the
REFL reference must be able to sink current out of the DAC
ladder, while the REFH reference is sourcing current into the
DAC ladder. The DAC design minimizes reference glitch cur-
rent maintaining minimum interference between DAC channels
during code changes.
DAC OUTPUTS (O1–O12)
The twelve DAC outputs present a constant output resistance of
approximately 5 k
independent of code setting. The distribu-
tion of ROUT from DAC-to-DAC typically matches within ± 1%.
However device-to-device matching is process lot dependent
having a
±20% variation. The change in R
OUT with temperature
has a 500 ppm/
°C temperature coefficient. During power shut-
down all twelve outputs are open-circuited.
CS
CLK
SDI
SHDN
AD8802/AD8804
D7
D0
ADDR
DEC
EN
D11
D10
D9
D8
D7
SER
REG
DD0
DAC
REG
#1
R
VDD
D7
D0
DAC
12
DAC
REG
#12
R
DAC
1
8
O1
O2
O4
O5
O6
O7
O8
O9
O10
O11
O12
VREFH
GND
RS
(AD8802 ONLY)
VREFL
(AD8804 ONLY)
O3
Figure 17. Block Diagram
DIGITAL INTERFACING
The AD8802/AD8804 contains a standard three-wire serial in-
put control interface. The three inputs are clock (CLK), CS and
serial data input (SDI). The positive-edge sensitive CLK input
requires clean transitions to avoid clocking incorrect data into
the serial input register. Standard logic families work well. If
mechanical switches are used for product evaluation, they
should be debounced by a flip-flop or other suitable means. Fig-
ure 17 block diagram shows more detail of the internal digital
circuitry. When CS is taken active low, the clock can load data
into the serial register on each positive clock edge, see Table II.
Table II. Input Logic Control Truth Table
CS
CLK
Register Activity
1
X
No effect.
0
P
Shifts Serial Register One bit loading the next bit
in from the SDI pin.
P
1
Clock should be high when the CS returns to the
inactive state.
P = Positive Edge, X = Don’t Care.
The data setup and data hold times in the specification table
determine the data valid time requirements. The last 12 bits of
the data word entered into the serial register are held when CS
returns high. At the same time CS goes high it gates the address
decoder which enables one of the twelve positive-edge triggered
DAC registers, see Figure 18 detail.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8803AR | IC DAC 8BIT OCTAL W/SD 16-SOIC |
| AD9042ASTZ | IC ADC 12BIT 41MSPS 44-TQFP |
| AD9051BRSRL-2V | IC ADC 10BIT 60MSPS 28-SSOP |
| AD9054ABSTZ-200 | IC ADC 8BIT 200MSPS 44-LQFP |
| AD9057BRS-RL40 | IC ADC 8BIT 40MSPS 20-SSOP T/R |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8802AR-REEL | 制造商:Analog Devices 功能描述:DAC 12-CH R-2R 8-bit 20-Pin SOIC W T/R |
| AD8802ARU | 功能描述:IC DAC 8BIT 12CH W/SD 20-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TrimDAC® 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:* |
| AD8802ARU-REEL | 功能描述:IC DAC 8BIT 12CH W/SD 20-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TrimDAC® 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD8802ARUZ | 功能描述:IC DAC 8BIT 12CH W/SD 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TrimDAC® 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD8802ARUZ-REEL | 功能描述:IC DAC 8BIT 12CH W/SD 20TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TrimDAC® 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。