- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8629 > AD8842ARZ-REEL (Analog Devices Inc)IC DAC 8BIT OCTAL 24SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8842ARZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/13頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 8BIT OCTAL 24SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 系列： | TrimDAC® |
| 設(shè)置時(shí)間： | 2.9µs |
| 位數(shù)： | 8 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 8 |
| 電壓電源： | 雙 ± |
| 功率耗散（最大）： | 135mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 8 電壓，雙極 |
| 采樣率（每秒）： | 500k |
AD8842
REV.
–11–
Figure 32 shows a three-wire interface for a single AD8842 that
easily cascades for multiple packages. This circuit topology often
called daisy chaining requires preformating all the serial data for
each package in the chain. In the case of the 3 packages shown a
36 bit data word must be completely clocked into all the
AD8842 serial data input registers then the LD strobe would
transfer the data bits into the DAC registers updating one DAC
in each package.
Figure 32. Three-Wire Interface Updates Multiple
AD8842s
Figure 31. Addressing Multiple AD8842 Packages
There is some digital feedthrough from the digital input pins.
Operating the clock only when the DAC registers require updat-
ing minimizes the effect of the digital feedthrough on the analog
signal channels. Measurements of DAC switch feedthrough
shown in the electrical characteristics table were accomplished
by grounding the VINx inputs and cycling the data codes be-
tween all zeros and all ones. Under this condition 5 nV-s of
feedthrough was measured on the output of the switched DAC
channel. An adjacent channel measured less than 1 nV-s of digi-
tal crosstalk. The digital feedthrough and crosstalk photographs
shown in the typical performance characteristics section display
these characteristics (Figures 15 and 17).
AD8842
#2
LD
CLK
SDI
AD8842
#1
LD
CLK
SDI
AD8842
#N
LD
CLK
SDI
CLOCK
DATA
CODED
PACKAGE
ADDRESS
WR
ADDRESSS
DECODE
EN
ANALOG CONNECTIONS OMITTED FOR CLARITY
C
PA0
PA1
PA2
DATA
CLOCK
LD
DAC A
SDI
CLK
AD8842 #1
LD
SDO
DAC H
DAC A
SDI
CLK
AD8842 #2
LD
SDO
DAC H
DAC A
SDI
CLK
AD8842 #3
LD
SDO
DAC H
VOU
VO
A
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7845KRZ-REEL | IC DAC 12BIT MULT LC2MOS 24-SOIC |
| LTC6406IUD#PBF | IC DIFF AMP/DRIVER R-R 16-QFN |
| LTC1657LIGN#TR | IC DAC 16BIT R-R MICROPWR 28SSOP |
| LTC6404IUD-1#PBF | IC AMP/DRIVER DIFF 16-QFN |
| SY88933VKG | IC POST AMP PECL LP LIMIT 10MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8883B | 制造商:AD 制造商全稱:Analog Devices 功能描述:60 MHz, 2000 V/us Monolithic Op Amp |
| AD890 | 制造商:AD 制造商全稱:Analog Devices 功能描述:PRECISION, WIDEBAND CHANNEL PROCESSING ELEMENT |
| AD89000BCPZ | 制造商:Analog Devices 功能描述: |
| AD89001BCPZ | 制造商:Analog Devices 功能描述: |
| AD89001BCPZRL | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。