- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10198 > AD9215BCPZ-105 (Analog Devices Inc)IC ADC 10BIT 105MSPS 3V 32-LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9215BCPZ-105 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/36頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 10BIT 105MSPS 3V 32-LFCSP |
| 設(shè)計資源： | Very Low Jitter Encode (Sampling) Clocks for High Speed Analog-to-Digital Converters Using ADF4002 (CN0003) Interfacing the High Frequency AD8331 to AD9215 (CN0096) |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 105M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 120mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個單端，單極；1 個差分，單極 |
| 配用： | AD9215BCP-80EBZ-ND - BOARD EVAL FOR AD9215BCP-80 AD9215BCP-65EBZ-ND - BOARD EVAL FOR AD9215BCP-65 AD9215BCP-105EBZ-ND - BOARD EVAL FOR AD9215BCP-105 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD9215
Data Sheet
Rev. B | Page 16 of 36
Table 7. Reference Configuration Summary
Selected Mode
External SENSE
Connection
Internal Op Amp
Configuration
Resulting VREF
(V)
Resulting Differential Span
(V p-p)
Externally Supplied Reference
AVDD
N/A
2 × External Reference
Internal 0.5 V Reference
VREF
Voltage Follower (G = 1)
0.5
1.0
Programmed Variable
Reference
External Divider
Noninverting (1 < G < 2)
0.5 × (1 + R2/R1)
2 × VREF
Internally Programmed 1 V
Reference
AGND to 0.2 V
Internal Divider
1.0
2.0
Table 8. Digital Output Coding
Code
VIN+ VIN Input Span =
2 V p-p (V)
VIN+ VIN Input Span =
1 V p-p (V)
Digital Output Offset Binary
(D9D0)
Digital Output Twos
Complement (D9D0)
1023
1.000
0.500
11 1111 1111
01 1111 1111
512
0
10 0000 0000
00 0000 0000
511
0.00195
0.000978
01 1111 1111
11 1111 1111
0
1.00
0.5000
00 0000 0000
10 0000 0000
High speed, high resolution ADCs are sensitive to the quality
of the clock input. The degradation in SNR at a given full-scale
input frequency (fINPUT) due only to aperture jitter (tA) can be
calculated with the following equation
SNR Degradation = 20 × log10 [2 × π × fINPUT × tA]
In the equation, the rms aperture jitter, tA, represents the root-
sum square of all jitter sources, which include the clock input,
analog input signal, and ADC aperture jitter specification.
Undersampling applications are particularly sensitive to jitter.
The clock input should be treated as an analog signal in cases
where aperture jitter may affect the dynamic range of the
AD9215. Power supplies for clock drivers should be separated
from the ADC output driver supplies to avoid modulating the
clock signal with digital noise. Low jitter, crystal-controlled
oscillators make the best clock sources. If the clock is generated
from another type of source (by gating, dividing, or other
methods), it should be retimed by the original clock at the last
step.
Power Dissipation and Standby Mode
As shown in Figure 35, the power dissipated by the AD9215 is
proportional to its sample rate. The digital power dissipation
does not vary substantially between the three speed grades
because it is determined primarily by the strength of the digital
drivers and the load on each output bit. The maximum DRVDD
current can be calculated as
IDRVDD = VDRVDD × CLOAD × fCLOCK × N
where N is the number of output bits, 10 in the case of the
AD9215. This maximum current is for the condition of every
output bit switching on every clock cycle, which can only occur
for a full-scale square wave at the Nyquist frequency, fCLOCK/2. In
practice, the DRVDD current is established by the average
number of output bits switching, which are determined by the
encode rate and the characteristics of the analog input signal.
Digital power consumption can be minimized by reducing the
capacitive load presented to the output drivers. The data in Fig-
ure 35 was taken with a 5 pF load on each output driver.
02874-A-075
15
35
30
25
20
40
105
5
15
25
35
45
55
65
75
85
95
I AVDD
(mA)
I DRVDD
–1
1
3
5
7
9
11
13
15
fSAMPLE (MSPS)
AD9215-105 IAVDD
AD9215-65/80 IAVDD
IDRVDD
Figure 35. Supply Current vs. fSAMPLE for fIN = 10.3 MHz
The analog circuitry is optimally biased so that each speed
grade provides excellent performance while affording reduced
power consumption. Each speed grade dissipates a baseline
power at low sample rates that increases linearly with the clock
frequency.
By asserting the PDWN pin high, the AD9215 is placed in
standby mode. In this state, the ADC typically dissipates 1 mW
if the CLK and analog inputs are static. During standby, the
output drivers are placed in a high impedance state. Reasserting
the PDWN pin low returns the AD9215 into its normal opera-
tional mode.
In standby mode, low power dissipation is achieved by shutting
down the reference, reference buffer, and biasing networks. The
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADM483EAR-REEL | IC TX/RX RS-485 LO-SLEW 5V 8SOIC |
| ADM489ABRMZ-REEL7 | IC TXRX RS485/422 DIFF 10MSOP |
| LTC1745CFW | IC ADC 12BIT 25MSPS LN 48TSSOP |
| LTC1099CN#PBF | IC A/D CONV 8BIT HI-SPEED 20-DIP |
| AD7856AR-REEL | IC ADC 14BIT 8CH 5V 24-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9215BCPZ-65 | 功能描述:IC ADC 10BIT 65MSPS 32-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9215BCPZ-80 | 功能描述:IC ADC 10BIT 80MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD9215BRU-105 | 功能描述:IC ADC 10BIT 105MSPS 3V 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD9215BRU-105EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 65/80/105 MSPS, 3V A/D Converter |
| AD9215BRU-65 | 功能描述:IC ADC 10BIT 65MSPS 3V 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。