參數(shù)資料
型號(hào)： AD9222ABCPZRL7-65
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 17/60頁(yè)
文件大?。?/td> 0K
描述： IC ADC 12BIT SRL 65MSPS 64LFCSP
標(biāo)準(zhǔn)包裝： 750
位數(shù)： 12
采樣率（每秒）： 65M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 8
功率耗散（最大）： 950.5mW
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 64-VFQFN 裸露焊盤，CSP
供應(yīng)商設(shè)備封裝： 64-LFCSP-VQ（9x9）
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 16 個(gè)單端，單極；8 個(gè)差分，單極
AD9222
Data Sheet
Rev. F | Page 24 of 60
CLOCK INPUT CONSIDERATIONS
For optimum performance, the AD9222 sample clock inputs
(CLK+ and CLK) should be clocked with a differential signal.
This signal is typically ac-coupled to the CLK+ and CLK pins
via a transformer or capacitors. These pins are biased internally
and require no additional biasing.
Figure 63 shows a preferred method for clocking the AD9222. The
low jitter clock source is converted from a single-ended signal
to a differential signal using an RF transformer. The back-to-
back Schottky diodes across the secondary transformer limit
clock excursions into the AD9222 to approximately 0.8 V p-p
differential. This helps prevent the large voltage swings of the
clock from feeding through to other portions of the AD9222,
and it preserves the fast rise and fall times of the signal, which
are critical to low jitter performance.
0.1F
SCHOTTKY
DIODES:
HSM2812
CLK+
50
100
CLK–
CLK+
ADC
AD9222
MINI-CIRCUITS
ADT1-1WT, 1:1Z
XFMR
05967-
050
Figure 63. Transformer-Coupled Differential Clock
Another option is to ac-couple a differential PECL signal to the
sample clock input pins as shown in Figure 64. The AD9510/
drivers offers excellent jitter performance.
CLK+
100
0.1F
240
240
CLK–
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
50
1
50
1
CLK
150
RESISTORS ARE OPTIONAL.
CLK–
CLK+
ADC
AD9222
05967-
051
PECL DRIVER
Figure 64. Differential PECL Sample Clock
CLK+
CLK–
10
0
0.1F
501
LVDS DRIVER
501
CLK
1
50 RESISTORS ARE OPTIONAL.
CLK–
CLK+
ADC
AD9222
05967-
052
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
Figure 65. Differential LVDS Sample Clock
In some applications, it is acceptable to drive the sample clock
inputs with a single-ended CMOS signal. In such applications,
CLK+ should be directly driven from a CMOS gate, and the
CLK pin should be bypassed to ground with a 0.1 μF capacitor
in parallel with a 39 k resistor (see Figure 66). Although the
CLK+ input circuit supply is AVDD (1.8 V), this input is
designed to withstand input voltages of up to 3.3 V, making the
selection of the drive logic voltage very flexible.
CLK+
0.1F
39k
CMOS DRIVER
50
1
OPTIONAL
100
0.1F
CLK
1
50 RESISTOR IS OPTIONAL.
CLK–
CLK+
ADC
AD9222
05967-
053
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
Figure 66. Single-Ended 1.8 V CMOS Sample Clock
CLK+
0.1F
CMOS DRIVER
50
1
OPTIONAL
100
CLK
150
RESISTOR IS OPTIONAL.
0.1F
CLK–
CLK+
ADC
AD9222
05967-
054
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
Figure 67. Single-Ended 3.3 V CMOS Sample Clock
Clock Duty Cycle Considerations
Typical high speed ADCs use both clock edges to generate a
variety of internal timing signals. As a result, these ADCs may
be sensitive to clock duty cycle. Commonly, a 5% tolerance is
required on the clock duty cycle to maintain dynamic performance
characteristics. The AD9222 contains a duty cycle stabilizer (DCS)
that retimes the nonsampling edge, providing an internal clock
signal with a nominal 50% duty cycle. This allows a wide range
of clock input duty cycles without affecting the performance of
the AD9222. When the DCS is on, noise and distortion perfor-
mance are nearly flat for a wide range of duty cycles. However,
some applications may require the DCS function to be off. If so,
keep in mind that the dynamic range performance can be affected
when operated in this mode. See the Memory Map section for
more details on using this feature.
The duty cycle stabilizer uses a delay-locked loop (DLL) to
create the nonsampling edge. As a result, any changes to the
sampling frequency require approximately eight clock cycles
to allow the DLL to acquire and lock to the new rate.
相關(guān)PDF資料
PDF描述
AD9224ARSZRL IC ADC 12BIT 40MSPS 28SSOP
AD9225ARS IC ADC 12BIT 25MSPS 28-SSOP
AD9226ASTRL IC ADC 12BIT 65MSPS 48-LQFP
AD9228ABCPZRL7-65 IC ADC 12BIT SPI/SRL 65M 48LFCSP
AD9229ABCPZRL7-65 IC ADC 12BIT SRL 65MSPS 48LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9222BCPZ-40 制造商:Analog Devices 功能描述:Octal ADC Pipelined 40Msps 12-bit Serial 64-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:
AD9222BCPZ-50 制造商:Analog Devices 功能描述:ADC Octal Pipelined 50Msps 12-bit Serial 64-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:12BIT ADC OCTAL 50MSPS LFCSP-64
AD9222BCPZ-65 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD9222BCPZRL7-40 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal, 12-Bit, 40/50 MSPS Serial LVDS 1.8 V A/D Converter
AD9222BCPZRL7-50 制造商:Analog Devices 功能描述:ADC Octal Pipelined 50Msps 12-bit Serial 64-Pin LFCSP EP T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*