- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1985 > AD9224ARSZRL (Analog Devices Inc)IC ADC 12BIT 40MSPS 28SSOP PDF資料下載
參數(shù)資料
| 型號： | AD9224ARSZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/15頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 40MSPS 28SSOP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 40M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 7 |
| 功率耗散（最大）： | 450mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個單端，單極；1 個差分，單極 |
AD9224
–13–
REV. A
Simple Op Amp Buffer
In the simplest case, the input signal to the AD9224 will already
be biased at levels in accordance with the selected input range.
It is simply necessary to provide an adequately low source imped-
ance for the VINA and VINB analog pins of the A/D. Figure 19
shows the recommended configuration a single-ended drive
using an op amp. In this case, the op amp is shown in a nonin-
verting unity gain configuration driving the VINA pin. The
internal reference drives the VINB pin. Note that the addi-
tion of a small series resistor of 30
to 100 connected to
VINA and VINB will be beneficial in nearly all cases. Refer to
the Analog Input Operation section for a discussion on resistor
selection. Figure 19 shows the proper connection for a 0 V to
4 V input range. Alternative single ended ranges of 0 V to 2
×
VREF can also be realized with the proper configuration of
VREF (refer to the Using the Internal Reference section). Head-
room limitations of the op amp must always be considered.
10 F
VINA
VINB
SENSE
AD9224
0.1 F
RS
+V
–V
RS
VREF
4V
0V
U1
2.0V
Figure 19. Single-Ended AD9224 Op Amp Drive Circuit
Op Amp with DC Level-Shifting
Figure 20 shows a dc-coupled level-shifting circuit employing
an op amp, A1, to sum the input signal with the desired dc set.
Configuring the op amp in the inverting mode with the given
resistor values results in an ac signal gain of –1. If the signal
inversion is undesirable, interchange the VINA and VINB con-
nections to reestablish the original signal polarity. The dc volt-
age at VREF sets the common-mode voltage of the AD9224.
For example, when VREF = 1.0 V, the input level from the op
amp will also be centered around 1.0 V. The use of ratio matched,
thin-film resistor networks will minimize gain and offset errors.
Also, an optional pull-up resistor, RP, may be used to reduce
the output load on VREF to less than 1 mA maximum.
0VDC
+VREF
–VREF
VINA
VINB
AD9224
0.1 F
500 *
0.1 F
500 *
7
1
2
3
4
5
A1
6
NC
+VCC
500 *
RS
VREF
500 *
RS
RP**
+V
*OPTIONAL RESISTOR NETWORK-OHMTEK ORNA500D
**OPTIONAL PULL-UP RESISTOR WHEN USING INTERNAL REFERENCE
NC = NO CONNECT
Figure 20. Single-Ended Input with DC-Coupled Level Shift
AC COUPLING AND INTERFACE ISSUES
For applications where ac coupling is appropriate, the op amp’s
output can be easily level-shifted via a coupling capacitor. This
has the advantage of allowing the op amp’s common-mode level
to be symmetrically biased to its midsupply level (i.e. (VCC +
VEE)/2). Op amps that operate symmetrically with respect to
their power supplies typically provide the best ac performance as
well as greatest input/output span. Various high speed/perfor-
mance amplifiers that are restricted to +5 V/–5 V operation and/
or specified for +5 V single-supply operation can be easily
configured for the 4 V or 2 V input span of the AD9224. A
differential input connection should be considered for opti-
mum ac performance.
Simple AC Interface
Figure 21 shows a typical example of an ac-coupled, single-
ended configuration. The bias voltage shifts the bipolar, ground-
referenced input signal to approximately AVDD/2. The value
for C1 and C2 will depend on the size of the resistor, R. The
capacitors, C1 and C2, are a 0.1
F ceramic and 10 F tanta-
lum capacitor in parallel to achieve a low cutoff frequency while
maintaining a low impedance over a wide frequency range. The
combination of the capacitor and the resistor form a high-pass filter
with a high-pass –3 dB frequency determined by the equation,
f–3 dB = 1/(2 × π × R × (C1 + C2))
The low impedance VREF voltage source both biases the VINB
input and provides the bias voltage for the VINA input. Figure
21 shows the VREF configured for 2.0 V thus the input range
of the A/D is 0 V to 4 V. Other input ranges could be selected
by changing VREF.
VINA
VINB
AD9224
+5V
–5V
RS
0V
+2V
–2V
VIN
C1
10 F
RS
AD9631
+V
C2
0.1 F
10 F
0.1 F
0.5
2.5
4.5
R
SENSE
Figure 21. AC-Coupled Input
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9225ARS | IC ADC 12BIT 25MSPS 28-SSOP |
| AD9226ASTRL | IC ADC 12BIT 65MSPS 48-LQFP |
| AD9228ABCPZRL7-65 | IC ADC 12BIT SPI/SRL 65M 48LFCSP |
| AD9229ABCPZRL7-65 | IC ADC 12BIT SRL 65MSPS 48LFCSP |
| AD9230BCPZ-170 | IC ADC 12BIT 170MSPS 56-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9224-EB | 制造商:Analog Devices 功能描述:Evaluation Kit For Complete 12-Bit, 40 MSPS Monolithic A/D Converter 制造商:Analog Devices 功能描述:EVAL KIT FOR COMPLETE 12-BIT, 40 MSPS MONOLITHIC A/D CNVRTR - Bulk 制造商:Rochester Electronics LLC 功能描述:12-BIT 40 MSPS MONOLITHIC A/D CONVERTER - Bulk |
| AD9224JR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 12-Bit |
| AD9224JRS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 12-Bit |
| AD9225 | 制造商:Analog Devices 功能描述: |
| AD9225_03 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit, 25 MSPS Monolithic A/D Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。