參數(shù)資料
型號(hào)： AD9233BCPZ-125
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 16/44頁(yè)
文件大?。?/td> 0K
描述： IC ADC 12BIT 80/105/125 48-LFCSP
標(biāo)準(zhǔn)包裝： 1
位數(shù)： 12
采樣率（每秒）： 125M
數(shù)據(jù)接口： 串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 425mW
電壓電源： 單電源
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 48-VFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 48-LFCSP-VQ（7x7）
包裝： 托盤(pán)
輸入數(shù)目和類型： 2 個(gè)單端，單極；1 個(gè)差分，單極
配用： AD9233-125EBZ-ND - BOARD EVALUATION FOR AD9233
AD9233
Rev. A | Page 23 of 44
SERIAL PORT INTERFACE (SPI)
The AD9233 SPI allows the user to configure the converter for
specific functions or operations through a structured register
space provided inside the ADC. This provides the user added
flexibility and customization depending on the application.
Addresses are accessed via the serial port and can be written to
or read from via the port. Memory is organized into bytes that
are further divided into fields, as documented in the Memory
Map section. For detailed operational information, see the
CONFIGURATION USING THE SPI
As summarized in Table 13, three pins define the SPI of this
ADC. The SCLK/DFS pin synchronizes the read and write data
presented to the ADC. The SDIO/DCS dual-purpose pin allows
data to be sent and read from the internal ADC memory map
registers. The CSB pin is an active low control that enables or
disables the read and write cycles.
Table 13. Serial Port Interface Pins
Mnemonic
Description
SCLK/DFS
SCLK (Serial Clock) is the serial shift clock in. SCLK
synchronizes serial interface reads and writes.
SDIO/DCS
SDIO (Serial Data Input/Output) is a dual-purpose
pin. The typical role for this pin is an input and
output depending on the instruction being sent
and the relative position in the timing frame.
CSB
CSB (Chip Select Bar) is an active low control that
gates the read and write cycles.
The falling edge of the CSB in conjunction with the rising edge
of the SCLK determines the start of the framing. Figure 57 and
Table 14 provide an example of the serial timing and its
definitions.
Other modes involving the CSB are available. The CSB can be
held low indefinitely, permanently enabling the device (this is
called streaming). The CSB can stall high between bytes to
allow for additional external timing. When CSB is tied high
during power up, SPI functions are placed in a high impedance
mode. This mode turns on any SPI pin secondary functions. If
CSB is high at power up and then brought low to activate the
SPI, the SPI pin secondary functions are no longer available,
unless the device power is cycled.
During an instruction phase, a 16-bit instruction is transmitted.
Data follows the instruction phase and the length is determined
by the W0 bit and the W1 bit. All data is composed of 8-bit
words. The first bit of each individual byte of serial data indicates
whether a read or write command is issued. This allows the
serial data input/output (SDIO) pin to change direction from
an input to an output.
In addition to word length, the instruction phase determines if
the serial frame is a read or write operation, allowing the serial
port to be used to both program the chip as well as read the
contents of the on-chip memory. If the instruction is a readback
operation, performing a readback causes the serial data input/
output (SDIO) pin to change direction from an input to an
output at the appropriate point in the serial frame.
Data can be sent in MSB first or in LSB first mode. MSB first is
the default on power up and can be changed via the
configuration register. For more information, see the Interfacing
Table 14. SPI Timing Diagram Specifications
Name
Description
tDS
Setup time between data and rising edge of SCLK
tDH
Hold time between data and rising edge of SCLK
tCLK
Period of the clock
tS
Setup time between CSB and SCLK
tH
Hold time between CSB and SCLK
tHI
Minimum period that SCLK should be in a logic high state
tLO
Minimum period that SCLK should be in a logic low state
HARDWARE INTERFACE
The pins described in Table 13 comprise the physical interface
between the user’s programming device and the serial port of
the AD9233. The SCLK and CSB pins function as inputs when
using the SPI interface. The SDIO pin is bidirectional, functioning
as an input during write phases and as an output during readback.
The SPI interface is flexible enough to be controlled by either
PROM or PIC microcontrollers. This provides the user with the
ability to use an alternate method to program the ADC. One
method is described in detail in the Application Note AN-812.
When the SPI interface is not used, some pins serve a dual
function. When strapped to AVDD or ground during device
power on, the pins are associated with a specific function.
CONFIGURATION WITHOUT THE SPI
In applications that do not interface to the SPI control registers,
the SDIO/DCS and SCLK/DFS pins serve as standalone CMOS-
compatible control pins. When the device is powered up with
the CSB chip select connected to AVDD, the serial port interface is
disabled. In this mode, it is assumed that the user intends to use
the pins as static control lines for the output data format and
duty cycle stabilizer (see Table 10). For more information, see
相關(guān)PDF資料
PDF描述
MAX9042BESA+ IC COMPARATOR DUAL 8-SOIC
AD7621ASTZ IC ADC 16BIT 2MSPS DIFF 48-LQFP
MAX984CSE+T IC COMPARATOR OD 16-SOIC
MAX941CPA IC COMPARATOR R-R 8-DIP
MAX941CSA IC COMPARATOR SNGL 3V/5V 8-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9233BCPZ-80 功能描述:IC ADC 12BIT 80MSPS 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD9233BCPZRL7-105 功能描述:IC ADC 12BIT 105MSPS 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極
AD9233BCPZRL7-125 功能描述:IC ADC 12BIT 125MSPS 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極
AD9233BCPZRL7-80 制造商:AD 制造商全稱:Analog Devices 功能描述:12-Bit, 80 MSPS/105 MSPS/125 MSPS, 1.8 V Analog-to-Digital Converter
AD9234-1000EBZ 功能描述:AD9234 - 12 Bit 1G Samples per Second Analog to Digital Converter (ADC) Evaluation Board 制造商:analog devices inc. 系列:- 零件狀態(tài):有效 A/D 轉(zhuǎn)換器數(shù):2 位數(shù):12 采樣率（每秒）:1G 數(shù)據(jù)接口:JESD204B 輸入范圍:1.34 Vpp 不同條件下的功率（典型值）:3W @ 1GSPS 使用的 IC/零件:AD9234 所含物品:板 標(biāo)準(zhǔn)包裝:1
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*