參數(shù)資料
型號: AD9236BCP-80
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 12-Bit, 80 MSPS, 3V A/D Converter
中文描述: 1-CH 12-BIT FLASH METHOD ADC, PARALLEL ACCESS, QCC32
封裝: 5 X 5 MM, MO-220VHHD-2, LFCSP-32
文件頁數(shù): 16/36頁
文件大小: 2056K
代理商: AD9236BCP-80
AD9236
JITTER CONSIDERATIONS
High speed, high resolution ADCs are sensitive to the quality of
the clock input. The degradation in SNR at a given input fre-
quency (
f
INPUT
) due only to aperture jitter (
t
J
) can be calculated
with the following equation:
[
2
SNR
=
log
20
]
J
INPUT
t
f
×
π
In the equation, the rms aperture jitter represents the root-mean
square of all jitter sources, which include the clock input, analog
input signal, and ADC aperture jitter specification. IF under-
sampling applications are particularly sensitive to jitter (see
).
Figure 31
Figure 31. SNR vs. Input Frequency and Jitter
The clock input should be treated as an analog signal in cases
where aperture jitter may affect the dynamic range of the
AD9236. Power supplies for clock drivers should be separated
from the ADC output driver supplies to avoid modulating the
clock signal with digital noise. Low jitter, crystal controlled
oscillators make the best clock sources. If the clock is generated
from another type of source (by gating, dividing, or other meth-
ods), it should be retimed by the original clock at the last step.
75
45
50
55
60
65
70
S
40
1
10
100
1000
INPUT FREQUENCY (MHz)
03066-0-043
0.2ps
MEASURED
0.5ps
1.0ps
1.5ps
2.0ps
2.5ps
3.0ps
POWER DISSIPATION AND STANDBY MODE
As shown in
, the power dissipated by the AD9236 is
proportional to its sample rate. The digital power dissipation is
determined primarily by the strength of the digital drivers and
the load on each output bit. The maximum DRVDD current
(
I
DRVDD
) can be calculated as
Figure 32
Figure 32. Power and Current vs. Sample Rate @ 2.5 MHz
Figure 32
N
f
C
V
I
CLK
LOAD
DRVDD
DRVDD
×
×
×
=
where
N
is the number of output bits, 12 in the case of the
AD9236. This maximum current occurs when every output bit
switches on every clock cycle, i.e., a full-scale square wave at the
Nyquist frequency,
f
CLK
/2. In practice, the DRVDD current will
be established by the average number of output bits switching,
which will be determined by the sample rate and the character-
istics of the analog input signal.
425
325
350
375
400
P
140
120
100
80
60
40
20
0
C
300
10
20
30
40
SAMPLE RATE (MSPS)
50
60
70
80
90
100
03066-0-044
ANALOG CURRENT
TOTAL POWER
DIGITAL CURRENT
Reducing the capacitive load presented to the output drivers
can minimize digital power consumption. The data in
was taken with the same operating conditions as the Typical
Performance Characteristics, and with a 5 pF load on each
output driver.
By asserting the PDWN pin high, the AD9236 is placed in
standby mode. In this state, the ADC typically dissipates
1 mW if the CLK and analog inputs are static. During
standby, the output drivers are placed in a high impedance
state. Reasserting the PDWN pin low returns the AD9236
to its normal operational mode.
Low power dissipation in standby mode is achieved by shutting
down the reference, reference buffer, and biasing networks. The
decoupling capacitors on REFT and REFB are discharged when
entering standby mode and then must be recharged when
returning to normal operation. As a result, the wake-up time is
related to the time spent in standby mode, and shorter standby
cycles result in proportionally shorter wake-up times. With the
recommended 0.1 μF and 10 μF decoupling capacitors on REFT
and REFB, it takes approximately 1 second to fully discharge the
reference buffer decoupling capacitors and 7 ms to restore full
operation.
DIGITAL OUTPUTS
The AD9236 output drivers can be configured to interface with
2.5 V or 3.3 V logic families by matching DRVDD to the digital
supply of the interfaced logic. The output drivers are sized to
provide sufficient output current to drive a wide variety of logic
families. However, large drive currents tend to cause current
glitches on the supplies that may affect converter performance.
Applications requiring the ADC to drive large capacitive loads
or large fanouts may require external buffers or latches.
As detailed in
either offset binary or twos complement.
, the data format can be selected for
Table 10
Rev. A | Page 16 of 36
相關(guān)PDF資料
PDF描述
AD9236BCPRL7-80 12-Bit, 80 MSPS, 3V A/D Converter
AD9236BCPZ-80 12-Bit, 80 MSPS, 3V A/D Converter
AD9236BRUZ-80 CAP 150PF 100V 5% NP0(C0G) RAD.10 .15X.15 BULK
AD9236BRURL7-80 12-Bit, 80 MSPS, 3V A/D Converter
AD9236BCPZRL7-80 12-Bit, 80 MSPS, 3V A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9236BCP-80EB 制造商:Analog Devices 功能描述:Evaluation Board For 12-Bit, 80 MSPS, 3 V A/D Converter 制造商:Analog Devices 功能描述:EVAL BD FOR 12-BIT, 80 MSPS, 3V A/D CNVRTR - Bulk
AD9236BCPRL7-80 制造商:Analog Devices 功能描述:ADC Single Pipelined 80Msps 12-bit Parallel 32-Pin LFCSP EP T/R
AD9236BCPZ-80 功能描述:IC ADC 12BIT SGL 80MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端,單極;2 個差分,單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD9236BCPZRL7-80 功能描述:IC ADC 12BIT 80MSPS 32LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD9236BRU-80 制造商:Analog Devices 功能描述:IC 12BIT ADC 3V 80MSPS SMD 9236