參數(shù)資料
型號(hào): AD9238BSTZRL-40
廠商: Analog Devices Inc
文件頁(yè)數(shù): 48/48頁(yè)
文件大?。?/td> 0K
描述: IC ADC 12BIT DUAL 40MSPS 64LQFP
標(biāo)準(zhǔn)包裝: 2,000
位數(shù): 12
采樣率(每秒): 40M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 330mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-LQFP(7x7)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 4 個(gè)單端,單極;2 個(gè)差分,單極
配用: AD9238BCP-65EBZ-ND - BOARD EVAL WITH AD9238BCP-65
AD9238
Rev. C | Page 9 of 48
Table 6. 64-Lead LQFP and 64-Lead LFCSP Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 4, 13, 16
AGND
Analog Ground.
2
VIN+_A
Analog Input Pin (+) for Channel A.
3
VIN–_A
Analog Input Pin () for Channel A.
5, 12, 17, 64
AVDD
Analog Power Supply.
6
REFT_A
Differential Reference (+) for Channel A.
7
REFB_A
Differential Reference () for Channel A.
8
VREF
Voltage Reference Input/Output.
9
SENSE
Reference Mode Selection.
10
REFB_B
Differential Reference () for Channel B.
11
REFT_B
Differential Reference (+) for Channel B.
14
VIN_B
Analog Input Pin () for Channel B.
15
VIN+_B
Analog Input Pin (+) for Channel B.
18
CLK_B
Clock Input Pin for Channel B.
19
DCS
Enable Duty Cycle Stabilizer (DCS) Mode (Tie High to Enable).
20
DFS
Data Output Format Select Bit (Low for Offset Binary, High for Twos Complement).
21
PDWN_B
Power-Down Function Selection for Channel B:
Logic 0 enables Channel B.
Logic 1 powers down Channel B. (Outputs static, not High-Z.)
22
OEB_B
Output Enable Bit for Channel B:
Logic 0 enables Data Bus B.
Logic 1 sets outputs to High-Z.
23, 24, 42, 43
DNC
Do Not Connect Pins. Should be left floating.
25 to 27,
30 to 38
D0_B (LSB) to
D11_B (MSB)
Channel B Data Output Bits.
28, 40, 53
DRGND
Digital Output Ground.
29, 41, 52
DRVDD
Digital Output Driver Supply. Must be decoupled to DRGND with a minimum 0.1 μF capacitor.
Recommended decoupling is 0.1 μF capacitor in parallel with 10 μF.
39
OTR_B
Out-of-Range Indicator for Channel B.
44 to 51,
54 to 57
D0_A (LSB) to
D11_A (MSB)
Channel A Data Output Bits.
58
OTR_A
Out-of-Range Indicator for Channel A.
59
OEB_A
Output Enable Bit for Channel A:
Logic 0 enables Data Bus A.
Logic 1 sets outputs to High-Z.
60
PDWN_A
Power-Down Function Selection for Channel A:
Logic 0 enables Channel A.
Logic 1 powers down Channel A. (Outputs static, not High-Z.)
61
MUX_SELECT
Data Multiplexed Mode. (See Data Format section for how to enable; high setting disables
output data multiplexed mode).
62
SHARED_REF
Shared Reference Control Bit (Low for Independent Reference Mode, High for Shared
Reference Mode).
63
CLK_A
Clock Input Pin for Channel A.
EP
For the 64-Lead LFCSP only, there is an exposed pad that must connect to AGND.
相關(guān)PDF資料
PDF描述
SP3249EEY-L/TR IC TXRX RS232 INTELLIGNT 24TSSOP
CXS3106A188P CONN PLUG 8POS STRGHT PIN
D6MBAU CONN RCPT MALE 6PIN BLACK/GOLD
CXC3106A1819P CONN PLUG 10POS STRGHT PIN
AD9238BCPZRL-40 IC ADC 12BIT DUAL 40MSPS 64LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9238BSTZRL-65 功能描述:IC ADC 12BIT DUAL 65MSPS 64LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極
AD9238XST 制造商:Analog Devices 功能描述:DUAL 12-BIT, 20/40/65 MSPS, 3 V A/D CONVERTER - Bulk
AD9239 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 12-Bit, 170 MSPS/210 MSPS/250 MSPS Serial Output 1.8 V ADC
AD9239-250EBZ 制造商:Analog Devices 功能描述:QUAD 12 BIT 250 MSPS SERIAL AD 制造商:Analog Devices 功能描述:QUAD 12 BIT 250 MSPS SERIAL ADC - Boxed Product (Development Kits)
AD9239-250KITZ 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Quad 12 Bit 250 MSPS Serial ADC-Evl Brd RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: