- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10108 > AD9248BSTZRL-40 (Analog Devices Inc)IC ADC 14BIT DUAL 40MSPS 64LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9248BSTZRL-40 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/48頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT DUAL 40MSPS 64LQFP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 40M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 330mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 4 個(gè)單端，單極；2 個(gè)差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁
AD9248
Rev. B | Page 20 of 48
DATA FORMAT
The AD9248 data output format can be configured for either
twos complement or offset binary. This is controlled by the data
format select pin (DFS). Connecting DFS to AGND produces
offset binary output data. Conversely, connecting DFS to AVDD
formats the output data as twos complement.
The output data from the dual ADCs can be multiplexed onto a
single 14-bit output bus. The multiplexing is accomplished by
toggling the MUX_SELECT bit, which directs channel data to
the same or opposite channel data port. When MUX_SELECT
is logic high, the Channel A data is directed to the Channel A
output bus, and the Channel B data is directed to the Channel B
output bus. When MUX_SELECT is logic low, the channel data
is reversed, that is, the Channel A data is directed to the
Channel B output bus, and the Channel B data is directed to the
Channel A output bus. By toggling the MUX_SELECT bit,
multiplexed data is available on either of the output data ports.
If the ADCs run with synchronized timing, this same clock can
be applied to the MUX_SELECT pin. Any skew between
CLK_A, CLK_B, and MUX_SELECT can degrade AC
performance. It is recommended to keep the clock skew
<100 pS. After the MUX_SELECT rising edge, either data port
has the data for its respective channel; after the falling edge, the
alternate channel’s data is placed on the bus. Typically, the other
unused bus would be disabled by setting the appropriate OEB
high to reduce power consumption and noise. Figure 34 shows
an example of multiplex mode. When multiplexing data, the
data rate is two times the sample rate. Note that both channels
must remain active in this mode and that each channel’s power-
down pin must remain low.
VOLTAGE REFERENCE
A stable and accurate 0.5 V voltage reference is built into the
AD9248. The input range can be adjusted by varying the
reference voltage applied to the AD9248, using either the
internal reference with different external resistor configurations
or an externally applied reference voltage. The input span of the
ADC tracks reference voltage changes linearly. If the ADC is
being driven differentially through a transformer, the reference
voltage can be used to bias the center tap (common-mode
voltage).
The shared reference mode allows the user to connect the
references from the dual ADCs together externally for superior
gain and offset matching performance. If the ADCs are to
function independently, the reference decoupling can be
treated independently and can provide superior isolation
between the dual channels. To enable shared reference mode,
the SHARED_REF pin must be tied high and the external
differential references must be externally shorted. (REFT_A
must be externally shorted to REFT_B, and REFB_A must be
shorted to REFB_B.)
Internal Reference Connection
A comparator within the AD9248 detects the potential at the
SENSE pin and configures the reference into four possible
states, which are summarized in Table 7. If SENSE is grounded,
the reference amplifier switch is connected to the internal
resistor divider (see Figure 35), setting VREF to 1 V.
Connecting the SENSE pin to VREF switches the reference
amplifier output to the SENSE pin, completing the loop and
providing a 0.5 V reference output. If a resistor divider is
connected, as shown in Figure 36, the switch is again set to the
SENSE pin. This puts the reference amplifier in a noninverting
mode with the VREF output defined as
VREF = 0.5 × (1 + R2/R1)
In all reference configurations, REFT and REFB drive the ADC
core and establish its input span. The input range of the ADC
always equals twice the voltage at the reference pin for either an
internal or an external reference.
VIN+
VIN–
10
μF
10
μF
0.1
μF
0.1
μF
REFT
ADC
CORE
SELECT
LOGIC
SENSE
0.1
μF
0.5V
AD9248
REFB
0.1
μF
VREF
04446-
034
Figure 35. Internal Reference Configuration
Table 7. Reference Configuration Summary
Selected Mode
SENSE Voltage
Resulting VREF (V)
Resulting Differential Span (V p-p)
External Reference
AVDD
N/A
2 × External Reference
Internal Fixed Reference
VREF
0.5
1.0
Programmable Reference
0.2 V to VREF
0.5 × (1 + R2/R1)
AGND to 0.2 V
1.0
2.0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-B3K-IV-F1 | CONVERTER MOD DC/DC 40V 150W |
| AD1674JN | IC ADC 12BIT 100KSPS 28-DIP |
| VE-B3J-IV-F3 | CONVERTER MOD DC/DC 36V 150W |
| VE-B3J-IV-F2 | CONVERTER MOD DC/DC 36V 150W |
| IDT72V211L15PFI8 | IC FIFO SYNC 512X9 15NS 32-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9248BSTZRL-65 | 功能描述:IC ADC 14BIT DUAL 65MSPS 64LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD9248XST-40 | 制造商:Analog Devices 功能描述:14-BIT, 40 MSPS DUAL A/D CONVERTER - Bulk |
| AD9249 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16 Channel, 14-Bit, 65 MSPS, Serial LVDS, 1.8 V ADC |
| AD9249-65EBZ | 制造商:Analog Devices 功能描述:16-CHANNEL 14BIT 65 MSPS ADC EB - Boxed Product (Development Kits) 制造商:Analog Devices 功能描述:EVAL BOARD 14BIT 65MSPS ADC |
| AD9249BBCZ-65 | 制造商:Analog Devices 功能描述:16-CHANNEL 14BIT 65 MSPS ADC - Trays 制造商:Analog Devices 功能描述:IC ADC 14BIT 65MSPS 144CSPBGA 制造商:Analog Devices 功能描述:ADC, 14BIT, 65MSPS, SPI, BGA-144, Resolution (Bits):14bit, Sampling Rate:65MSPS, Supply Voltage Type:Single, Supply Voltage Min:1.7V, Supply Voltage Max:1.9V, Supply Current:395mA, Digital IC Case Style:BGA, No. of Pins:144 制造商:Analog Devices 功能描述:CONVERTER - ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。