- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373963 > AD9433BSQ-125 (ANALOG DEVICES INC) 12-Bit, 105 MSPS/125 MSPS IF Sampling A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9433BSQ-125 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 12-Bit, 105 MSPS/125 MSPS IF Sampling A/D Converter |
| 中文描述： | 1-CH 12-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP52 |
| 封裝： | POWER, PLASTIC, LQFP-52 |
| 文件頁數(shù)： | 13/24頁 |
| 文件大?。?/td> | 1001K |
| 代理商： | AD9433BSQ-125 |
REV. 0
AD9433
–13–
APPLICATION NOTES
Theory of Operation
The AD9433 is a multibit pipeline converter that uses a switched
capacitor architecture. Optimized for high speed, this
converter
provides flat dynamic performance up to and beyond the Nyquist
limit.
DNL transitional errors are calibrated at final test to a
typical accuracy of 0.25 LSB or less.
USING THE AD9433
ENCODE Input
Any high-speed A/D converter is extremely sensitive to the quality
of the sampling clock provided by the user. A track/hold circuit
is essentially a mixer, and any noise, distortion, or timing jitter
on the clock will be combined with the desired signal at the A/D
output. For that reason, considerable care has been taken in the
design of the ENCODE input of the AD9433, and the
user is
advised to give commensurate thought to the clock source.
The AD9433 has an internal clock duty cycle stabilization
circuit that locks to the rising edge of ENCODE (falling edge
of
ENCODE
if driven differentially), and optimizes timing
internally. This allows for a wide range of input duty cycles at
the input without degrading performance. Jitter in the rising
edge of the input is still of paramount concern, and is not
reduced by the internal stabilization circuit. This circuit is
always on, and cannot be disabled by the user.
The ENCODE and
ENCODE
inputs are internally biased to
3.75 V (nominal), and support either differential or single-
ended signals. For best dynamic performance, a differential
signal is recommended. Good performance is obtained using
an MC10EL16 in the circuit to directly drive the encode
inputs, as illustrated in Figure 7.
FREQUENCY
–
MHz
–
120
0
11.52
d
–
110
–
100
–
90
–
80
–
70
–
60
–
50
–
40
–
30
–
20
–
10
0
23.04
34.56
46.08
TPC 32. FFT: f
S
= 92.16 MSPS, f
IN
= 70.3 MHz, WCDMA @
70.0 MHz, SFDR Enabled
ENCODE
ENCODE
PECL
GATE
510
510
AD9433
Figure 7. Using PECL to Drive the
ENCODE
Inputs
Often, the cleanest clock source is a crystal oscillator producing
a pure, single-ended sine wave. In this configuration, or with
any roughly symmetrical, single-ended clock source, the signal
can be ac-coupled to the ENCODE input. To minimize jitter,
the signal amplitude should be maximized within the input
range described in Table I below. The 12 k
resistors to
ground at each of the inputs, in parallel with the internal bias
resistors, set the common-mode voltage to approximately 2.5 V,
allowing the maximum swing at the input. The
ENCODE
input
should be bypassed with a capacitor to ground to reduce noise.
This ensures that the internal bias voltage is centered on the
encode signal. For best dynamic performance, impedances at
ENCODE and
ENCODE
should match.
ENCODE
ENCODE
AD9433
50
25
12k
12k
0.1 F
0.1 F
50
SINE
SOURCE
Figure 8. Single-Ended Sine Source Encode Circuit
FREQUENCY
–
MHz
–
120
0
9.6
d
–
110
–
100
–
90
–
80
–
70
–
60
–
50
–
40
–
30
–
20
–
10
0
19.2
28.8
38.4
TPC 31. FFT: f
S
= 76.8 MSPS, f
IN
= 59.6 MHz, 2 WCDMA
Carriers, Differential AIN, SFDR Enabled
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9433 | 12-Bit, 105 MSPS/125 MSPS IF Sampling A/D Converter |
| AD9433BSQ-105 | 12-Bit, 105 MSPS/125 MSPS IF Sampling A/D Converter |
| AD9444BSVZ-80 | 14-Bit, 80 MSPS, A/D Converter |
| AD9444 | 14-Bit, 80 MSPS, A/D Converter |
| AD9445-IF-PCB | 14-Bit, 105/125 MSPS, IF Sampling ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9433BSQZ-105 | 制造商:Analog Devices 功能描述:ADC Single Pipelined 105Msps 12-bit Parallel 52-Pin LQFP |
| AD9433BSQZ-125 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9433BSVZ-105 | 功能描述:IC ADC 12BIT 105MSPS 52TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9433BSVZ-125 | 功能描述:IC ADC 12BIT 125MSPS 52-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
| AD9433PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。