- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373963 > AD9444 (Analog Devices, Inc.) 14-Bit, 80 MSPS, A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9444 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 14-Bit, 80 MSPS, A/D Converter |
| 中文描述： | 14位，80 MSPS的，A / D轉(zhuǎn)換 |
| 文件頁數(shù)： | 13/40頁 |
| 文件大小： | 1291K |
| 代理商： | AD9444 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁當(dāng)前第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD9444
Table 8. Pin Function Descriptions—100-Lead TQFP/EP in CMOS Mode
Pin No.
Mnemonic
Description
1, 8 to 9, 16 to 18,
24 to 27, 34 to 35,
38, 41 to 42, 87,
89 to 95, 98
2 to 4, 7,
43 to 46, 49 to 52,
55 to 60, 65
5
OUTPUT
MODE
Logic Mode Control Pin.
OUTPUT MODE = 0 for CMOS
mode, and OUTPUT MODE =
1 (AVDD1) for LVDS outputs.
6
DFS
Data Format Select Pin.
CMOS control pin that de-
termines the format of the
output data. DFS = high
(AVDD1) for twos comple-
ment, DFS = low (ground) for
offset binary format.
10
SENSE
Reference Mode Selection.
Connect to AGND for internal
1 V reference, and connect to
AVDD2 for external reference.
11
VREF
1.0 V Reference I/O—
Function Dependent on
SENSE. Decouple to ground
with 0.1 μF and 10 μF
capacitors.
12, 15, 20, 23,
32, 86, 88, 96 to
97, 99, Exposed
Heat Sink
connected to AGND.
13
REFT
Differential Reference Out-
put. Decoupled to ground
with 0.1 μF capacitor and to
REFB (Pin 14) with 0.1 μF and
10 μF capacitors.
14
REFB
Differential Reference Out-
put. Decoupled to ground
with a 0.1 μF capacitor and to
REFT (Pin 13) with 0.1 μF and
10 μF capacitors.
19, 28 to 31,
39 to 40
21
VIN+
Analog Input—True.
22
VIN
Analog Input—Complement.
Rev. 0 | Page 13 of 40
AVDD1
3.3 V (±5%) Analog Supply.
DNC
Do Not Connect. These
pins should float.
CMOS Compatible Output
AGND
Analog Ground. The exposed
heat sink on the bottom of
the package must be
AVDD2
5.0 V Analog Supply (±5%).
Pin No.
33
Mnemonic
C1
Description
Internal Bypass Node.
Connect a 0.1 μF capacitor
from this pin to AGND.
Clock Input—True.
Clock Input—Complement.
3.3 V Digital Output
Supply (2.5V to 3.6 V).
Digital Ground.
36
37
47, 54, 62,
75, 83
48, 53, 61,
67, 74, 82
63
CLK+
CLK
DRVDD
DRGND
DCO
Data Clock Output—
Complement (CMOS Levels).
Data Clock Output—
True.
D0 Output Bit (LSB)
(CMOS Levels).
D1 Output Bit.
D2 Output Bit.
D3 Output Bit.
D4 Output Bit.
D5 Output Bit.
D6 Output Bit.
D7 Output Bit.
D8 Output Bit.
D9 Output Bit.
D10 Output Bit.
D11 Output Bit.
D12 Output Bit.
D13 Output Bit.
Out-of-Range Output.
Clock Duty Cycle Stabilizer
(DCS) Control Pin, CMOS-
Compatible. DCS = low
(AGND) to enable DCS
(recommended). DCS =
high (AVDD1) to disable DCS.
64
DCO+
66
D0 (LSB)
68
69
70
71
72
73
76
77
78
79
80
81
84
85
100
D1
D2
D3
D4
D5
D6
D7
D8
D9
D10
D11
D12
D13 (MSB)
OR
DCS MODE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9445-IF-PCB | 14-Bit, 105/125 MSPS, IF Sampling ADC |
| AD9445BSVZ-105 | 14-Bit, 105/125 MSPS, IF Sampling ADC |
| AD9445BSVZ-125 | 14-Bit, 105/125 MSPS, IF Sampling ADC |
| AD9445 | 14-Bit, 105/125 MSPS, IF Sampling ADC |
| AD9445-BB-LVDS | 14-Bit, 105/125 MSPS, IF Sampling ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9444BSVZ-80 | 功能描述:IC ADC 14BIT 80MSPS 100TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD9444-CMOS/PCB | 制造商:Analog Devices 功能描述:Evaluation Kit For 14-Bit, 80 MSPS, A/D Converter |
| AD9444-CMOSPCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit |
| AD9444-LVDS/PCB | 制造商:Analog Devices 功能描述:14-BIT, 80 MSPS ADC PB FREE EVAL BD. - Trays |
| AD9444-LVDS/PCBZ | 制造商:Analog Devices 功能描述:LVDS Mode Evaluation Board 制造商:Analog Devices 功能描述:14-BIT, 80 MSPS ADC EVAL BD. - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。