參數(shù)資料
型號: AD9445
廠商: Analog Devices, Inc.
英文描述: 14-Bit, 105/125 MSPS, IF Sampling ADC
中文描述: 14位,一百二十五分之一百○五MSPS的,中頻采樣ADC
文件頁數(shù): 24/40頁
文件大?。?/td> 965K
代理商: AD9445
AD9445
THEORY OF OPERATION
The AD9445 architecture is optimized for high speed and ease
of use. The analog inputs drive an integrated, high bandwidth
track-and-hold circuit that samples the signal prior to quantization
by the 14-bit pipeline ADC core. The device includes an on-board
reference and input logic that accepts TTL, CMOS, or LVPECL
levels. The digital output logic levels are user selectable as standard
3 V CMOS or LVDS (ANSI-644 compatible) via the OUTPUT
MODE pin.
Rev. 0 | Page 24 of 40
ANALOG INPUT AND REFERENCE OVERVIEW
A stable and accurate 0.5 V band gap voltage reference is built
into the AD9445. The input range can be adjusted by varying
the reference voltage applied to the AD9445, using either the
internal reference or an externally applied reference voltage.
The input span of the ADC tracks reference voltage changes
linearly.
Internal Reference Connection
A comparator within the AD9445 detects the potential at the
SENSE pin and configures the reference into three possible states,
which are summarized in Table 9. If SENSE is grounded, the
reference amplifier switch is connected to the internal resistor
divider (see Figure 59), setting VREF
to ~1.0 V. Connecting the
SENSE pin to VREF switches the reference amplifier output to
the SENSE pin, completing the loop and providing a ~1.0 V
reference output. If a resistor divider is connected as shown in
Figure 60, the switch again sets to the SENSE pin. This puts the
reference amplifier in a noninverting mode with the VREF
output defined as
1
×
=
R1
R2
V
VREF
5
In all reference configurations, REFT and REFB drive the
analog-to-digital conversion core and establish its input span.
The input range of the ADC always equals twice the voltage at
the reference pin for either an internal or an external reference.
Internal Reference Trim
The internal reference voltage is trimmed during the production
test to adjust the gain (analog input voltage range) of the AD9445.
Therefore, there is little advantage to the user supplying an external
voltage reference to the AD9445. The gain trim is performed
with the AD9445 input range set to 2.0 V p-p nominal (SENSE
Table 9. Reference Configuration Summary
Selected Mode
External Reference
Programmable Reference
connected to AGND). Because of this trim and the maximum ac
performance provided by the 2.0 V p-p analog input range, there
is little benefit to using analog input ranges <2 V p-p. Users are
cautioned that the differential nonlinearity of the ADC varies
with the reference voltage. Configurations that use <2.0 V p-p
may exhibit missing codes and, therefore, degraded noise and
distortion performance.
10
μ
F+
0.1
μ
F
VREF
SENSE
0.5V
AD9445
VIN–
VIN+
REFT
0.1
μ
F
0.1
μ
F
10
μ
F
0.1
μ
F
REFB
SELECT
LOGIC
ADC
CORE
+
0
Figure 59. Internal Reference Configuration
0
10
μ
F+
0.1
μ
F
VREF
SENSE
R2
R1
0.5V
AD9445
VIN–
VIN+
REFT
0.1
μ
F
0.1
μ
F
10
μ
F
0.1
μ
F
REFB
SELECT
LOGIC
ADC
CORE
+
Figure 60. Programmable Reference Configuration
SENSE Voltage
AVDD1
0.2 V to VREF
Resulting VREF (V)
N/A
+
×
R1
1.0
Resulting Differential Span (V p-p)
2 × external reference
2 × VREF
R2
0.5
(See Figure 60)
Internal Fixed Reference
AGND to 0.2 V
2.0
相關(guān)PDF資料
PDF描述
AD9445-BB-LVDS 14-Bit, 105/125 MSPS, IF Sampling ADC
AD9445-BB-PCB 14-Bit, 105/125 MSPS, IF Sampling ADC
AD9445-IF-LVDS 14-Bit, 105/125 MSPS, IF Sampling ADC
AD9446BSVZ-100 16-Bit, 80/100 MSPS ADC
AD9446BSVZ-80 16-Bit, 80/100 MSPS ADC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9445-105 制造商:Analog Devices 功能描述:
AD9445-BB-LVDS 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 105/125 MSPS, IF Sampling ADC
AD9445-BB-LVDS/PCB 制造商:Analog Devices 功能描述:EVALUATION KIT FOR 14-BIT, 105/125 MSPS, IF SAMPLING ADC
AD9445BB-LVDS/PCBZ 制造商:Analog Devices 功能描述:EVALUATION BOARD FOR AD9445BB 制造商:Analog Devices 功能描述:14-BIT 125 MSPS ADC BASEBAND EVAL BD - Bulk
AD9445-BB-LVDSPCB 制造商:AD 制造商全稱:Analog Devices 功能描述:High Speed ADC USB FIFO Evaluation Kit