- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1988 > AD9644BCPZ-80 (Analog Devices Inc)IC ADC 14BIT 80MSPS 3V 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9644BCPZ-80 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/44頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 14BIT 80MSPS 3V 48LFCSP |
| 標準包裝： | 1 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 80M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 460mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Data Sheet
AD9644
Rev. C | Page 27 of 44
Table 11. AD9644 JESD204A Frame Alignment Monitoring and Correction Replacement Characters
Scrambling
Lane Synchronization
Character to be Replaced
Last Octet in
Multiframe
Replacement Character
Off
On
Last octet in frame repeated from previous frame
No
K28.7 (0xFC)
Off
On
Last octet in frame repeated from previous frame
Yes
K28.3 (0x7C)
Off
Last octet in frame repeated from previous frame
Not applicable
K28.7 (0xFC)
On
Last octet in frame equals D28.7 (0xFC)
No
K28.7 (0xFC)
On
Last octet in frame equals D28.3 (0x7C)
Yes
K28.3 (0x7C)
On
Off
Last octet in frame equals D28.7 (0x7C)
Not applicable
K28.7 (0xFC)
Frame and Lane Alignment Monitoring and Correction
Frame alignment monitoring and correction is part of the
JESD204A specification. The 14-bit word requires two octets to
transmit all the data. The two octets (MSB and LSB), where
F = 2, make up a frame. During normal operating conditions
frame alignment is monitored via alignment characters, which
are inserted under certain conditions at the end of a frame.
Table 11 summarizes the conditions for character insertion
along with the expected characters under the various operation
modes. If lane synchronization is enabled, the replacement
character value depends on whether the octet is at the end of a
frame or at the end of a multiframe.
Based on the operating mode, the receiver can ensure that it is
still synchronized to the frame boundary by correctly receiving
the replacement characters.
Digital Outputs and Timing
The AD9644 has differential digital outputs that power up
by default. The driver current is derived on chip and sets the
output current at each output equal to a nominal 4 mA. Each
output presents a 100 Ω dynamic internal termination to reduce
unwanted reflections.
A 100 Ω differential termination resistor should be placed at
each receiver input to result in a nominal 400 mV peak-to-peak
swing at the receiver (see Figure 66). Alternatively, single-ended
50 Ω termina-tion can be used. When single-ended termination
is used, the termination voltage should be DRVDD/2; otherwise,
ac coupling capacitors can be used to terminate to any single-
ended voltage.
The AD9644 digital outputs can interface with custom ASICs
and FPGA receivers, providing superior switching performance
in noisy environments. Single point-to-point network topologies
are recommended with a single differential 100 Ω termination
resistor placed as close to the receiver logic as possible. The
common mode of the digital output automatically biases itself
to half the supply of the receiver (that is, the common-mode
voltage is 0.9 V for a receiver supply of 1.8 V) if dc-coupled
connecting is used (see Figure 67). For receiver logic that is not
within the bounds of the DRVDD supply, an ac-coupled
connection should be used. Simply place a 0.1 μF capacitor on
each output pin and derive a 100 Ω differential termination
close to the receiver side.
If there is no far-end receiver termination or if there is poor
differential trace routing, timing errors may result. To avoid
such timing errors, it is recommended that the trace length be
less than six inches and that the differential output traces be
close together and at equal lengths.
100
OR
100
DIFFERENTIAL
TRACE PAIR
DOUT+x
DRVDD
VRXCM
DOUT–x
VCM = Rx VCM
OUTPUT SWING = 400mV p-p
0.1F
RECEIVER
09
18
0-
09
3
Figure 66. AC-Coupled Digital Output Termination Example
100
DIFFERENTIAL
TRACE PAIR
DOUT+x
DRVDD
DOUT–x
VCM = DRVDD/2
OUTPUT SWING = 400mV p-p
RECEIVER
09
18
0-
0
92
Figure 67. DC-Coupled Digital Output Termination Example
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9648BCPZRL7-125 | IC ADC 14BIT 125MSPS 64LFCSP |
| AD9649BCPZRL7-80 | IC ADC 14BIT 80MSPS 32LFCSP |
| AD9653BCPZRL7-125 | IC ADC 16BIT 125MSPS SRL 48LFCSP |
| AD9707BCPZRL7 | IC DAC TX 14BIT 175MSPS 32-LFCSP |
| AD9709ASTZRL | IC DAC 8BIT DUAL 125MSPS 48LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9644BCPZRL7-155 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 14 Bit 155 Msps Dual 1.8V ADC RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體: |
| AD9644BCPZRL7-80 | 功能描述:IC ADC 14BIT 80MSPS 3V 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9644CCPZ-80 | 功能描述:IC ADC 14BIT 80MSPS 3V 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9644CCPZRL7-80 | 功能描述:IC ADC 14BIT 80MSPS 3V 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9645 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual, 14-Bit, 80 MSPS/125 MSPS, Serial LVDS |
發(fā)布緊急采購，3分鐘左右您將得到回復。