- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8960 > AD9726BSVZ (Analog Devices Inc)IC DAC 16IT LVDS 400MSPS 80-TQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9726BSVZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/24頁 |
| 文件大小： | 0K |
| 描述： | IC DAC 16IT LVDS 400MSPS 80-TQFP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | TxDAC+® |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 575mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 80-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 80-TQFP-EP（12x12） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 2 電流，單極 |
| 采樣率（每秒）： | 400M |
| 產(chǎn)品目錄頁面： | 785 (CN2011-ZH PDF) |
| 配用： | AD9726-EBZ-ND - BOARD EVAL FOR AD9726 |
AD9726
Rev. B | Page 20 of 24
MSB/LSB Transfers
The SPI can support both MSB- and LSB-justified serial data
byte formats. This functionality is determined by Bit 6 in SPI
Register 0x00. This bit defaults low, which is MSB justification.
In this mode, serial data bits are written to and/or read from
registers sequentially from Bit 7 to Bit 0.
If Bit 6 of SPI Register 0x00 is set high, the controller switches
to LSB justification. In this mode, data bits are written to or
read from registers sequentially from Bit 0 to Bit 7. Writing to
the instruction bytes is also affected by the active justification.
For multibyte transfers with MSB justification, the address in
the instruction byte is interpreted as a final address, and its value
is decremented automatically by the controller. For multibyte
transfers with LSB justification, the address in the instruction
byte is interpreted as an initial address, and its value is incremented
automatically by the controller.
Care must be exercised when switching from MSB to LSB
justification. The controller switches modes immediately once
all eight bits of SPI Register 0x00 are written (even if in the
process of a multibyte transfer). For this reason, a single byte
command is recommended when changing justification.
3-Wire and 4-Wire Operation
Bit 7 of SPI Register 0x00 defaults low, enabling 4-wire SPI
operation. In this mode, serial data is input from the SDIO pin,
and serial data is output on the SDO pin. Setting Bit 7 of SPI
Register 0x00 high enables 3-wire operation. In this mode,
SDIO becomes bidirectional and switches automatically from
input to output when necessary. The SDO pin in this mode is
unused and assumes a high impedance state.
As with MSB or LSB justification, care must be exercised when
switching operational modes. The change occurs immediately
once all eight bits of SPI Register 0x00 are written.
Writing and Reading Register Data
Bringing CSB low initiates a new communication cycle. The
next eight rising edges of SCLK latch data from SDIO into the
instruction byte. If Bit 7 of the instruction byte is low, a write
operation is enabled. If Bit 7 is high, a read operation is enabled.
For a write operation, a data byte is latched from the SDIO pin
into a register on the next eight rising edges of SCLK. If the
instruction byte Bit 6 and Bit 5 are not both 0, a multibyte
transfer latches data bytes into adjacent registers after each
successive set of eight rising SCLK edges. Depending upon
MSB or LSB justification, the controller decrements or
increments the address value in the instruction byte during
the cycle as necessary.
If a read operation is enabled, data bits from the register being
addressed appear on SDO (or SDIO) with each falling edge of
SCLK. Note that for a read operation, the eighth bit of the
instruction byte is latched on the eighth rising edge of SCLK,
and the first output bit is enabled on the immediately following
falling SCLK edge.
For multibyte read sequences, the controller adjusts the register
address when necessary, and subsequent data bit values appear
at the output with each falling SCLK edge.
Disabling the SPI
Tie the SPI_DIS pin high to ADVDD to disable the serial port
inteface. In this state, the default DDR operational mode can be
changed to SDR by pulling the SDR_EN pin high to ADVDD.
In addition, with the SPI disabled, the sync logic no longer oper-
ates in a fully automatic mode. See the Sync Logic Operation
and Programming section for a full explanation of sync opera-
tional modes.
SPI PIN DESCRIPTION
The AD9726 SPI logic runs from the DBVDD supply rail, and
input/output thresholds are based upon a nominal 3.3 V level.
The maximum frequency of operation is 15 MHz.
Chip Select (CSB)
The CSB pin is an active low input. It begins and ends any
communication cycle and must remain low during the entire
cycle. An incomplete cycle is aborted if CSB is prematurely
returned high.
Serial Clock (SCLK)
The SCLK pin is used to synchronize data to and from the SPI
registers, and the controller state machine runs from this input.
It is, therefore, possible to read and write register data (but not
SMEM/FMEM) without a valid DAC clock. All input data is
registered on the rising edge of SCLK, and output data bits are
enabled on the falling edge of SCLK.
Serial Data Input/Output (SDIO)
Data is always written into the SPI on the SDIO pin. In 3-wire
mode, however, data is also driven out using this pin. The
switch from input to output occurs automatically between the
instruction and data transfer phases of a read operation. In the
default 4-wire mode, SDIO is unidirectional and input only.
Serial Data Output (SDO)
Serial data is driven out on the SDO pin when the SPI is in its
default 4-wire mode. In 3-wire mode (or whenever CSB is high),
SDO is set to a high impedance state.
CALIBRATION
To ensure linearity to the 16-bit level, the AD9726 incorporates
132 calibration DACs (CALDACs), which are used to linearize
the current output transfer function. Each CALDAC is a 6-bit
device and takes its input directly from static memory (SMEM).
There are 127 CALDACs associated with each major transition
of the 16-bit input data-word (that is, any transition involving
the upper 7 MSBs). A 128th CALDAC operates on the sum total
of the lower nine LSBs. The remaining four CALDACs (129 to
132) are used to adjust the DAC’s overall transfer function gain.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-B4Y-MU-F1 | CONVERTER MOD DC/DC 3.3V 132W |
| ICS843004AGI-04LFT | IC SYNTHESIZER LVPECL 24-TSSOP |
| AD569KNZ | IC DAC 16BIT MONOTONIC 28-DIP |
| VI-B4X-MV-F4 | CONVERTER MOD DC/DC 5.2V 150W |
| MS3456L32-17PW | CONN PLUG 4POS STRAIGHT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9726BSVZRL | 功能描述:IC DAC 16IT LVDS 400MSPS 80-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD9726-EB | 制造商:Analog Devices 功能描述:EVAL FOR AD9726 - Bulk |
| AD9726-EBZ | 功能描述:BOARD EVAL FOR AD9726 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評(píng)估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:TxDAC+® 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率（每秒）:- 數(shù)據(jù)接口:串行，SPI? 設(shè)置時(shí)間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581 |
| AD972A | 制造商:Analog Devices 功能描述:- Bulk |
| AD9731 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 170 MSPS D/A Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。