參數(shù)資料
型號(hào)： AD9735-DPG2-EBZ
廠商： Analog Devices Inc
文件頁數(shù)： 49/72頁
文件大小： 0K
描述： BOARD EVAL FOR AD9735
標(biāo)準(zhǔn)包裝： 1
系列： *
AD9734/AD9735/AD9736
Rev. A | Page 53 of 72
DAC DATA SOURCES
The circuit shown in Figure 96 allows optimum data alignment
when running the AD973x at full speed. This circuit can be
easily implemented in the FPGA or ASIC used to drive the
digital input. It is important to use the DATACLK_OUT signal
because it helps to cancel some of the timing errors. In this
configuration, DATACLK_OUT generates the DDR LVDS
DATACLK_IN to drive the AD973x. The circuit aligns the
DATACLK_IN and the digital input data (DB<13:0>) as
required by the AD973x. The LVDS controller in the AD973x
uses DATACLK_IN to generate the internal DSS to capture the
incoming data in the center of the valid data window.
04862-094
MUX
D1
DATACLK_OUT
FROM AD9736 (DDR)
DATACLK_IN
TO AD9736 (DDR)
DB(13:0) TO AD9736
DATA SOURCE
LOGIC 0
LOGIC 1
DATA2
DATA1
D2
Figure 96. Recommended FPGA/ASIC Configuration for Driving AD9736
Digital Inputs, 1× Mode
04862-095
DATA1
DATA2
AC
E
B
AB
C
D
B
D
D1
D2
DB
DATACLK_OUT+
DATACLK_IN+
Figure 97. FPGA/ASIC Timing for Driving AD973x Digital Inputs, 1× Mode
To operate in 2× mode, the circuit in Figure 96 must be
modified to include a divide-by-2 block in the path of
DATACLK_OUT. Without this additional divider, the data and
DATACLK_IN runs 2× too fast. DATACLK_OUT is always
DACCLK/2.
Contact FPGA vendors directly regarding the maximum output
data rates supported by their products.
04862-096
MUX
D1
DATACLK_OUT
FROM AD9736 (DDR)
DATACLK_IN
TO AD9736 (DDR)
DB(13:0) TO AD9736
DATA SOURCE
LOGIC 1
LOGIC 0
DATA2
DATA1
D2
÷2
Figure 98. Recommended FPGA/ASIC Configuration for Driving AD9736
Digital Inputs, 2× Mode
04862-097
CLK_OUT+/2
DATA2
DATA1
AC
E
B
AB
C
D
B
D
D1
D2
DB
DATACLK_OUT+
DATACLK_IN+
Figure 99. FPGA/ASIC Timing for Driving AD973x Digital Inputs, 2× Mode
相關(guān)PDF資料
PDF描述
STD06W-Y WIRE & CABLE MARKERS
ACB05DHRN CONN CARD EXTEND 10POS .050"
DEMO9S08SG32AUTO DEMO BOARD FOR MC9S08SG32
STD03W-J WIRE & CABLE MARKERS
ABB05DHRN CONN CARD EXTEND 10POS .050"
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9735-EB 制造商:Analog Devices 功能描述:
AD9735-EBZ 制造商:Analog Devices 功能描述:Evaluation Board For AD9735 DAC, 10-/12-/14-Bit, 1200 MSPS DACs 制造商:Analog Devices 功能描述:EVAL BD FOR AD9735 DAC, 10-/12-/14BIT, 1200 MSPS DACS - Bulk
AD9736 制造商:Analog Devices 功能描述:14-BIT, 1.2 GSPS TXDAC+? D/A CONVERTER - Bulk
AD9736BBC 功能描述:IC DAC 14BIT 1.2GSPS 160CSPBGA RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:*
AD9736BBCRL 功能描述:IC DAC 14BIT 1.2GSPS 160CSPBGA RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時(shí)間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:*
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*