參數(shù)資料
型號: AD9735BBCZ
廠商: Analog Devices Inc
文件頁數(shù): 27/72頁
文件大?。?/td> 0K
描述: IC DAC 12BIT 1.2GSPS 160-CSPBGA
產(chǎn)品培訓模塊: Data Converter Fundamentals
DAC Architectures
標準包裝: 1
位數(shù): 12
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
電壓電源: 模擬和數(shù)字
功率耗散(最大): 550mW
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 160-LFBGA,CSPBGA
供應商設備封裝: 160-CSPBGA(12x12)
包裝: 托盤
輸出數(shù)目和類型: 2 電流,單極
采樣率(每秒): 1.2G
AD9734/AD9735/AD9736
Rev. A | Page 33 of 72
ANALOG CONTROL (ANA_CNT) REGISTERS (REG. 14, REG. 15)
ADDR
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0x0E
ANA_CNT1
MSEL<1>
MSEL<0>
TRMBG<2>
TRMBG<1>
TRMBG<0>
0x0F
ANA_CNT2
HDRM<7>
HDRM<6>
HDRM<5>
HDRM<4>
HDRM<3>
HDRM<2>
HDRM<1>
HDRM<0>
Table 16. Analog Control Register Bit Descriptions
Bit Name
Read/Write
Description
MSEL<1:0>
WRITE
00, mirror roll off frequency control = bypass.
01, mirror roll off frequency control = narrowest bandwidth.
10, mirror roll off frequency control = medium bandwidth.
11
, mirror roll off frequency control = widest bandwidth.
NOTE: See the plot in the Analog Control Registers section.
TRMBG<2:0>
WRITE
000
, band gap temperature characteristic trim.
NOTE: See the plot in the Analog Control Registers section.
HDRM<7:0>
WRITE
0xCA, output stack headroom control.
HDRM<7:4> set reference offset from AVDD33 (VCAS centering).
HDRM<3:0> set overdrive (current density) trim (temperature tracking).
Note: Set to 0xCA for optimum performance.
BUILT-IN SELF TEST CONTROL (BIST_CNT) REGISTERS (REG. 17, REG. 18, REG. 19, REG. 20, REG. 21)
ADDR
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0x11
BIST_CNT
SEL<1>
SEL<0>
SIG_READ
LVDS_EN
SYNC_EN
CLEAR
0x12
BIST<7:0>
BIST<7>
BIST<6>
BIST<5>
BIST<4>
BIST<3>
BIST<2>
BIST<1>
BIST<0>
0x13
BIST<15:8>
BIST<15>
BIST<14>
BIST<13>
BIST<12>
BIST<11>
BIST<10>
BIST<9>
BIST<8>
0x14
BIST<23:16>
BIST<23>
BIST<22>
BIST<21>
BIST<20>
BIST<19>
BIST<18>
BIST<17>
BIST<16>
0x15
BIST<31:24>
BIST<31>
BIST<30>
BIST<29>
BIST<28>
BIST<27>
BIST<26>
BIST<25>
BIST<24>
Table 17. BIST Control Register Bit Descriptions
Bit Name
Read/Write
Description
SEL<1:0>
WRITE
00, write result of the LVDS Phase 1 BIST to BIST<31:0>.
01, write result of the LVDS Phase 2 BIST to BIST<31:0>.
10, write result of the SYNC Phase 1 BIST to BIST<31:0>.
11, write result of the SYNC Phase 2 BIST to BIST<31:0>.
SIG_READ
WRITE
0, no action.
1, enable BIST signature readback.
LVDS_EN
WRITE
0, no action.
1, enable LVDS BIST.
SYNC_EN
WRITE
0, no action.
1, enable SYNC BIST.
CLEAR
WRITE
0, no action.
1, clear all BIST registers.
BIST<31:0>
READ
Results of the built-in self test.
相關PDF資料
PDF描述
AD7225LPZ IC DAC 8BIT QUAD W/AMP 28-PLCC
AD9776BSVZ IC DAC 12BIT DUAL 1GSPS 100TQFP
ADDAC80D-CBI-V IC DAC 12BIT LOW COST 24-CDIP
AD7247KNZ IC DAC 12BIT W/AMP W/BUFF 24-DIP
VI-2NW-IV-F1 CONVERTER MOD DC/DC 5.5V 150W
相關代理商/技術參數(shù)
參數(shù)描述
AD9735BBCZ1 制造商:AD 制造商全稱:Analog Devices 功能描述:10-/12-/14-Bit, 1200 MSPS DACS
AD9735BBCZRL 功能描述:IC DAC 12BIT 1.2GSPS 160-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD9735BBCZRL1 制造商:AD 制造商全稱:Analog Devices 功能描述:10-/12-/14-Bit, 1200 MSPS DACS
AD9735-DPG2-EBZ 功能描述:BOARD EVAL FOR AD9735 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估板 - 數(shù)模轉(zhuǎn)換器 (DAC) 系列:* 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- DAC 的數(shù)量:4 位數(shù):12 采樣率(每秒):- 數(shù)據(jù)接口:串行,SPI? 設置時間:3µs DAC 型:電流/電壓 工作溫度:-40°C ~ 85°C 已供物品:板 已用 IC / 零件:MAX5581
AD9735-EB 制造商:Analog Devices 功能描述: