參數資料
型號: AD977AARSZ
廠商: Analog Devices Inc
文件頁數: 5/24頁
文件大?。?/td> 0K
描述: IC ADC 16BIT 200KSPS 28-SSOP
標準包裝: 1
位數: 16
采樣率(每秒): 200k
數據接口: 串行,SPI?
轉換器數目: 1
功率耗散(最大): 100mW
電壓電源: 模擬和數字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 28-SSOP(0.209",5.30mm 寬)
供應商設備封裝: 28-SSOP
包裝: 管件
輸入數目和類型: 3 個單端,單極;3 個單端,雙極
配用: EVAL-AD977CB-ND - BOARD EVAL FOR AD977
EVAL-AD977ACB-ND - BOARD EVAL FOR AD977A
AD977/AD977A
–13–
REV. D
EXTERNAL CONTINUOUS CLOCK DATA READ DURING
CONVERSION WITH SYNC OUTPUT GENERATED
Figure 9 illustrates the method by which data from conversion
“n-1” can be read during conversion “n” while using a continu-
ous external clock with the generation of a SYNC output. What
permits the generation of a SYNC output is a transition of
DATACLK while either
CS is high or while both CS and R/C
are low.
With a continuous clock the
CS pin cannot be tied low as it
could be with a discontinuous clock. Use of a continuous clock
while a conversion is occurring can increase the DNL and
Transition Noise of the AD977/AD977A.
In Figure 9 a conversion is initiated by taking R/
C low with CS
held low. While this condition exists a transition of DATACLK,
clock pulse #0, will enable the generation of a SYNC pulse.
Less then 83 ns after R/
C is taken low the BUSY output will go
low to indicate that the conversion process has began. Figure 9
shows R/
C then going high and after a delay of greater than
15 ns (t15), clock pulse #1 can be taken high to request the
SYNC output. The SYNC output will appear approximately
50 ns after this rising edge and will be valid on the falling edge
of clock pulse #1 and the rising edge of clock pulse #2. The
MSB will be valid approximately 40 ns after the rising edge of
clock pulse #2 and can be latched off either the falling edge of
clock pulse #2 or the rising edge of clock pulse #3. The LSB
will be valid on the falling edge of clock pulse #17 and the rising
edge of clock pulse #18. Approximately 40 ns after the rising
edge of clock pulse #18, the DATA output pin will reflect the
state of the TAG input pin during the rising edge of clock
pulse #2.
For both the AD977 and the AD977A the data should be
clocked out during the 1st half of
BUSY so as not to degrade
conversion performance. For the AD977 this requires use of a
4.8 MHz DATACLK or greater with data being read out as
soon as the conversion process begins. For the AD977A it
requires use of a 10 MHz DATACLK or greater.
CS
BUSY
R/C
EXT
DATACLK
BIT 15
(MSB)
1
DATA
SYNC
03
BIT 0
(LSB)
TAG 0
TAG 1
TAG 0
TAG
2
t13
t14
t12
t19
18
t15
t16
t1
t20
t2
t17
t12
t18
t23
t24
t18
TAG 2
TAG 1
TAG 16
TAG 17
TAG 18
TAG 19
Figure 9. Conversion and Read Timing for Reading Previous Conversion Results During a Conversion Using An External
Continuous Data Clock (EXT/
INT Set to Logic High)
相關PDF資料
PDF描述
UP050B151K-KEC CAP CER 150PF 50V 10% AXIAL
AD977BRSZ IC ADC 16BIT 100KSPS 28SSOP
PX0911/07/P CONN PLUG 7POS W/PINS
VE-B00-MX-F2 CONVERTER MOD DC/DC 5V 75W
UP050B151K-B-B CAP CER 150PF 50V 10% AXIAL
相關代理商/技術參數
參數描述
AD977AARZ 功能描述:IC ADC 16BIT SRL 200KSPS 20SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率(每秒):83k 數據接口:串行,并聯(lián) 轉換器數目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端,雙極
AD977AB2 制造商: 功能描述: 制造商:undefined 功能描述:
AD977ABN 功能描述:IC ADC 16BIT 200KSPS 20-DIP RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率(每秒):83k 數據接口:串行,并聯(lián) 轉換器數目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端,雙極
AD977ABNZ 功能描述:IC ADC 16BIT 200KSPS 20DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率(每秒):3M 數據接口:- 轉換器數目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:-
AD977ABR 功能描述:IC ADC 16BIT 200KSPS 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:- 位數:14 采樣率(每秒):83k 數據接口:串行,并聯(lián) 轉換器數目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數目和類型:1 個單端,雙極