- 您現在的位置：買賣IC網 > PDF目錄10075 > AD977ABRSZRL (Analog Devices Inc)IC ADC 16BIT 200KSPS 28SSOP PDF資料下載
參數資料
| 型號： | AD977ABRSZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 24/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 200KSPS 28SSOP |
| 標準包裝： | 1,500 |
| 位數： | 16 |
| 采樣率（每秒）： | 200k |
| 數據接口： | 串行，SPI? |
| 轉換器數目： | 1 |
| 功率耗散（最大）： | 100mW |
| 電壓電源： | 模擬和數字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應商設備封裝： | 28-SSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數目和類型： | 3 個單端，單極；3 個單端，雙極 |
| 配用： | EVAL-AD977CB-ND - BOARD EVAL FOR AD977 EVAL-AD977ACB-ND - BOARD EVAL FOR AD977A |
AD977/AD977A
–9–
REV. D
normally low or normally high when inactive. In the case of the
discontinuous clock, the AD977/AD977A can be configured to
either generate or not generate a SYNC output (with a continu-
ous clock a SYNC output will always be produced).
Each of the methods will be described in the following sections
and are illustrated in Figures 4 through 9. It should be noted
that all timing diagrams assume that the receiving device is
latching data on the rising edge of the external clock. If the
falling edge of DATACLK is used then, in the case of a discon-
tinuous clock, one less clock pulse is required than shown in
Figures 4 through 7 to latch in a 16-bit word. Note that data is
valid on the falling edge of a clock pulse (for t13 greater than t18)
and the rising edge of the next clock pulse.
The AD977 provides error correction circuitry that can correct
for an improper bit decision made during the first half of the
conversion cycle. Normally the occurrence of an incorrect bit
decision during a conversion cycle is irreversible. This error
occurs as a result of noise during the time of the decision or due
to insufficient settling time. As the AD977/AD977A is perform-
ing a conversion it is important that transitions not occur on
digital input/output pins or degradation of the conversion result
could occur. This is particularly important during the second
half of the conversion process. For this reason it is recommended
that when an external clock is being provided it be a discontinu-
ous clock that is not toggling during the time that
BUSY is low
or, more importantly, that it does not transition during the latter
half of
BUSY low.
EXTERNAL DISCONTINUOUS CLOCK DATA READ
AFTER CONVERSION NO SYNC OUTPUT GENERATED
Figure 4 illustrates the method by which data from conversion
“n” can be read after the conversion is complete using a discon-
tinuous external clock without the generation of a SYNC
output. After a conversion is complete, indicated by
BUSY
returning high, the result of that conversion can be read while
CS is Low and R/C is high. In this mode CS can be tied low.
The MSB will be valid on the first falling edge and the second
rising edge of DATACLK. The LSB will be valid on the 16th
falling edge and the 17th rising edge of DATACLK. A mini-
mum of 16 clock pulses are required for DATACLK if the
receiving device will be latching data on the falling edge of
DATACLK. A minimum of 17 clock pulses are required for
DATACLK if the receiving device will be latching data on the
rising edge of DATACLK. Approximately 40 ns after the 17th
rising edge of DATACLK (if provided) the DATA output pin
will reflect the state of the TAG input pin during the first rising
edge of DATACLK.
The advantage of this method of reading data is that it is not
being clocked out during a conversion and therefore conversion
performance is not degraded.
When reading data after the conversion is complete, with the
highest frequency permitted for DATACLK (15.15 MHz), and
with the AD977A, the maximum possible throughput is approxi-
mately 195 kHz and not the rated 200 kHz.
For details on use of the TAG input with this mode see the Use
of the Tag Feature section.
BUSY
R/C
EXT
DATACLK
t13
t18
BIT 15
(MSB)
BIT 14
12
DATA
SYNC
t14
t12
0
3
14
15
16
t1
t2
t24
t21
BIT 13
BIT 1
BIT 0
(LSB)
TAG 0
TAG 1
t23
TAG 0
TAG 1
TAG 2
TAG 3
TAG 15
TAG 16
TAG 17
t18
TAG 18
TAG
Figure 4. Conversion and Read Timing Using an External Discontinuous Data Clock (EXT/
INT Set to Logic High, CS Set
to Logic Low)
相關PDF資料 |
PDF描述 |
|---|---|
| VE-2NY-IU-F1 | CONVERTER MOD DC/DC 3.3V 132W |
| LTC2221CUP#TRPBF | IC ADC 12-BIT 135MSPS 64-QFN |
| VI-263-MX-S | CONVERTER MOD DC/DC 24V 75W |
| VE-2NX-IX-B1 | CONVERTER MOD DC/DC 5.2V 75W |
| IDT72V205L15TFI | IC FIFO SYNC 16KX9 15NS 64QFP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD977ABRZ | 功能描述:IC ADC 16BIT 200KSPS 20-SOIC RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數:8 采樣率（每秒）:1M 數據接口:串行，SPI? 轉換器數目:1 功率耗散（最大）:- 電壓電源:模擬和數字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數目和類型:8 個單端，單極 產品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD977ACN | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 16-bit Serial 20-Pin PDIP N 制造商:Rochester Electronics LLC 功能描述:200 KSPS 16-BIT ADC - Bulk |
| AD977ACNZ | 功能描述:IC ADC 16BIT 200KSPS 20DIP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
| AD977ACR | 功能描述:IC ADC 16BIT 200KSPS 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數據采集 - 模數轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數:12 采樣率（每秒）:3M 數據接口:- 轉換器數目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數目和類型:- |
| AD977ACRS | 制造商:Analog Devices 功能描述:ADC Single SAR 200ksps 16-bit Serial 28-Pin SSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復。