- 您現(xiàn)在的位置：買賣IC網 > PDF目錄1988 > AD9879BSZ (Analog Devices Inc)IC PROCESSOR FRONT END 100MQFP PDF資料下載
參數資料
| 型號： | AD9879BSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 14/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROCESSOR FRONT END 100MQFP |
| 標準包裝： | 1 |
| 位數： | 12 |
| 通道數： | 5 |
| 功率（瓦特）： | 587mW |
| 電壓 - 電源，模擬： | 3.3V |
| 電壓 - 電源，數字： | 3.3V |
| 封裝/外殼： | 100-BQFP |
| 供應商設備封裝： | 100-MQFP（14x20） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9879
Rev. A | Page 21 of 32
When this bit is set default low, the AD9879 serial port is in
MSB-first format. In MSB-first mode, the instruction byte and
data bytes must be written from the MSB to the LSB. In MSB-
first mode, the serial port internal byte address generator
decrements for each byte of the multibyte communication cycle.
When incrementing from 0x1F, the address generator changes
to 0x00. When decrementing from 0x00, the address generator
changes to 0x1F.
NOTES ON SERIAL PORT OPERATION
The AD9879 serial port configuration bits reside in Bits 6 and 7
of Register 0x00. It is important to note that the configuration
changes immediately upon writing to the last bit of the register.
For multibyte transfers, writing to this register may occur
during the middle of the communication cycle. Care must be
taken to compensate for this new configuration for the
remaining bytes of the current communication cycle.
The same considerations apply to setting the reset bit in
Register 0x00. All other registers are set to their default values,
but the software reset does not affect the bits in Register 0x00.
It is recommended to use only single-byte transfers when
changing serial port configurations or initiating a software
reset.
A write to Bits 1, 2, and 3 of Register 0x00 with the same logic
levels as Bits 7, 6, and 5 (bit pattern: XY1001YX binary) allows
the user to reprogram a lost serial port configuration and to
reset the registers to their default values.
A second write to Register 0x00 with the reset bit low and the
serial port configuration as specified above (XY) reprograms
the OSCIN multiplier setting. A changed fSYSCLK frequency is
stable after a maximum of 200 fMCLK cycles (wake-up time).
CS
R/W N1
N0
A4
A3
A2
A1
A0 D7n D6n
D20 D10 D00
D7n D6n
D20 D10 D00
SCLK
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
SDIO
SDO
02773-010
Figure 10. Serial Register Interface Timing MSB First
D00 D10 D20
D6n D7n
SCLK
INSTRUCTION CYCLE
DATA TRANSFER CYCLE
SDIO
SDO
CS
A0
A1
A2
A3
A4
N0
N1 R/W D00 D10 D20
D6n D7n
02773-011
Figure 11. Serial Register Interface Timing LSB First
02773-012
SCLK
INSTRUCTION BIT 7
INSTRUCTION BIT 6
tSCLK
tDH
tPWL
tPWH
tDS
SDIO
CS
tDS
Figure 12. Timing Diagram for Register Write to AD9879
02773-013
SCLK
SDIO
SDO
CS
DATA BIT N
DATA BIT N – 1
tDV
Figure 13. Timing Diagram for Register Read
相關PDF資料 |
PDF描述 |
|---|---|
| AD9901KQ | IC PHASE/FREQ DISCRIMR 14-CDIP |
| AD9920ABBCZRL | IC PROCESSOR CCD 12BIT 105CSPBGA |
| AD9978BCPZRL | IC PROCESSOR CCD 14BIT 40-LFCSP |
| ADADC71KD | IC ADC 16BIT HIGH RES 32-CDIP |
| ADADC80-Z-12 | IC ADC 12BIT INTEGRATED 32-CDIP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD9879BSZKL1 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD9879-EB | 制造商:Analog Devices 功能描述:Evaluation Board For Mixed Signal Front End Set Top Box, Cable Modem 制造商:Analog Devices 功能描述:DEV TOOLS, MIXED SGNL FRONT END SET TOP , CBL MODEM - Bulk |
| AD9880 | 制造商:Analog Devices 功能描述:AUDIO PROCESSOR - Bulk |
| AD9880/PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Analog/HDMI Dual Display Interface |
| AD9880/PCBZ | 功能描述:KIT EVALUATION AD9880 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:Advantiv® 標準包裝:1 系列:PCI Express® (PCIe) 主要目的:接口，收發(fā)器，PCI Express 嵌入式:- 已用 IC / 零件:DS80PCI800 主要屬性:- 次要屬性:- 已供物品:板 |
發(fā)布緊急采購，3分鐘左右您將得到回復。