- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11788 > AD9985ABSTZ-110 (Analog Devices Inc)IC INTERFACE 8BIT 110MSPS 80LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9985ABSTZ-110 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC INTERFACE 8BIT 110MSPS 80LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 應(yīng)用： | 視頻 |
| 接口： | 串行 |
| 電源電壓： | 2.2 V ~ 3.45 V |
| 封裝/外殼： | 80-LQFP |
| 供應(yīng)商設(shè)備封裝： | 80-LQFP（14x14） |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9985
Rev. 0 | Page 23 of 32
10
2
Red Clamp Select
This bit determines whether the Red channel is
clamped to ground or to midscale. For RGB video, all
three channels are referenced to ground. For YCbCr
(or YUV), the Y channel is referenced to ground, but
the CbCr channels are referenced to midscale.
Clamping to midscale actually clamps to Pin 37.
Table 28. Red Clamp Select Settings
Clamp
Function
0
Clamp to Ground
1
Clamp to Midscale (Pin 37)
The default setting for this register is 0.
10
1
Green Clamp Select
This bit determines whether the Green channel is
clamped to ground or to midscale.
Table 29. Green Clamp Select Settings
Clamp
Function
0
Clamp to Ground
1
Clamp to Midscale (Pin 37)
The default setting for this register is 0.
10
0
Blue Clamp Select
This bit determines whether the Blue channel is
clamped to ground or to midscale.
Table 30. Blue Clamp Select Settings
Clamp
Function
0
Clamp to Ground
1
Clamp to Midscale (Pin 37)
The default for this register is 0.
11
7–0
Sync Separator Threshold
This register is used to set the responsiveness of the
sync separator. It sets how many internal 5 MHz clock
periods the sync separator must count to before
toggling high or low. It works like a low-pass filter to
ignore Hsync pulses in order to extract the Vsync
signal. This register should be set to some number
greater than the maximum Hsync pulsewidth. Note
that the sync separator threshold uses an internal
dedicated clock with a frequency of approximately
5 MHz.
The default for this register is 32.
12
7–0
Pre-Coast
This register allows the coast signal to be applied prior
to the Vsync signal. This is necessary in cases where
pre-equalization pulses are present. The step size for
this control is one Hsync period.
The default is 0.
13
7–0
Post-Coast
This register allows the coast signal to be applied
following the Vsync signal. This is necessary in cases
where post-equalization pulses are present. The step
size for this control is one Hsync period.
The default is 0.
14
7
Hsync Detect
This bit is used to indicate when activity is detected on
the Hsync input pin (Pin 30). If Hsync is held high or
low, activity will not be detected.
Table 31. Hsync Detection Results
Detect
Function
0
No Activity Detected
1
Activity Detected
The Sync Processing Block Diagram (Figure 14) shows
where this function is implemented.
14
6
AHS – Active Hsync
This bit indicates which Hsync input source is being
used by the PLL (Hsync input or Sync-on-Green).
Bits 7 and 1 in this register determine which source is
used. If both Hsync and SOG are detected, the user
can determine which has priority via Bit 3 in
Register 0EH. The user can override this function via
Bit 4 in Register 0EH. If the override bit is set to
Logic 1, this bit will be forced to whatever the state of
Bit 3 in Register 0EH is set to.
Table 32. Active Hsync Results
Bit 7
Bit 1
Bit 4,
(Hsync
(SOG
Reg 0EH
Detect)
(Override)
AHS
0
Bit 3 in 0EH
0
1
0
1
0
1
0
Bit 3 in 0EH
X
1
Bit 3 in 0EH
AHS = 0 means use the Hsync pin input for Hsync.
AHS = 1 means use the SOG pin input for Hsync.
The override bit is in Register 0EH, Bit 4.
14
5
Detected Hsync Input Polarity Status
This bit reports the status of the Hsync input polarity
detection circuit. It can be used to determine the
polarity of the Hsync input. The detection circuit’s
location is shown in the Sync Processing Block
Diagram (Figure 14).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 556879-8 | CONN HOUSING PLUG 8 POS BLACK |
| AD9985AKSTZ-140 | IC INTERFACE 8BIT 140MSPS 80LQFP |
| AD9983AKSTZ-140 | IC DISPLAY 8BIT 140MSPS 80LQFP |
| 1445994-1 | CONN HOUSING 2POLE POWER BATTERY |
| AD9398KSTZ-100 | IC INTERFACE 100MHZ HDMI 100LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9985AKSTZ-110 | 功能描述:IC INTERFACE 8BIT 110MSPS 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9985AKSTZ-140 | 功能描述:IC INTERFACE 8BIT 140MSPS 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9985BST-110 | 制造商:Analog Devices 功能描述:110 MSPS/140 MSPS ANLG INTRFC FOR FLAT PNL DISPLAYS 80LQFP - Bulk |
| AD9985BSTZ-110 | 功能描述:IC INTERFACE 8BIT 110MSPS 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
| AD9985KST-110 | 制造商:Analog Devices 功能描述:110 MSPS/140 MSPS ANLG INTRFC FOR FLAT PNL DISPLAYS 80LQFP - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。