Defining VIN as the voltage applied to the input pin, " />
參數(shù)資料
型號(hào)： ADA4922-1ACPZ-RL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 9/20頁(yè)
文件大?。?/td> 0K
描述： IC ADC DRVR 18BIT HV DIFF 8LFCSP
標(biāo)準(zhǔn)包裝： 1
類(lèi)型： ADC 驅(qū)動(dòng)器
應(yīng)用： 數(shù)據(jù)采集
安裝類(lèi)型： 表面貼裝
封裝/外殼： 8-VFDFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 8-LFCSP-VD（3x3）
包裝： 標(biāo)準(zhǔn)包裝
其它名稱(chēng)： ADA4922-1ACPZ-RL7DKR
ADA4922-1
Rev. 0 | Page 17 of 20
Defining VIN as the voltage applied to the input pin, the
equations that govern the two signal paths are given in
Equation 12 and Equation 13.
VOUT+ = +VIN
(12)
VOUT = VIN + 2(REF)
(13)
When the REF voltage is set to the midswing level of the input
signal, the two output signals fall directly on top of each other
with minimal offset. Setting the REF voltage elsewhere results
in an offset between the two outputs. This effect is illustrated in
The best use of the REF pin can be further illustrated by
considering a single-supply example that uses a 10 V dc power
supply and has an input signal that varies between 2 V and 7 V.
This is a case where the midswing level of the input signal is not
at midsupply but is at 4.5 V. By setting the REF input to 4.5 V
and neglecting offsets, Equation 12 and Equation 13 are used to
calculate the results. When the input signal is at its midpoint of
4.5 V, VOUT+ is at 4.5 V, as is VOUT. This can be considered as a
type of baseline state where the differential output voltage is
zero. When the input increases to 7 V, VOUT+ tracks the input to
7 V and VOUT decreases to 2 V. This can be viewed as a positive
peak signal where the differential output voltage equals 5 V.
When the input signal decreases to 2 V, VOUT+ again tracks to
2 V, and VOUT increases to 7 V. This can be viewed as a negative
peak signal where the differential output voltage equals 5 V.
The resulting differential output voltage is 10 V p-p.
The previous discussion exposes how the single-ended-to-
differential gain of 2 is achieved.
INTERNAL FEEDBACK NETWORK POWER
DISSIPATION
While traditional op amps do not have on-chip feedback
elements, the ADA4922-1 contains two on-chip 600 Ω resistors
that comprise an internal feedback loop. The power dissipated
in these resistors must be included in the overall power dissipation
calculations for the device. Under certain circumstances, the
power dissipated in these resistors could be considerably more
than the device’s quiescent current. For example, on ±12 V
supplies with the REF pin tied to ground and OUT at 9 V dc,
each 600 Ω resistor carries 15 mA and dissipates 135 mW. This
is a significant amount of power and must therefore be included
in the overall device power dissipation calculations. For ac
signals, rms analysis is required.
DISABLE FEATURE
The ADA4922-1 includes a disable feature that can be asserted
to minimize power consumption in a device that is not needed
at a particular time. When asserted, the disable feature does not
place the device output in a high impedance or three-state
condition. The disable feature is asserted by applying a control
voltage to the DIS pin and is active low. See the Specifications
section for the high and low level voltage specifications.
DRIVING A DIFFERENTIAL INPUT ADC
The ADA4922-1 provides the single-ended-to-differential
conversion that is required to drive most high resolution ADCs.
Figure 50 shows how the ADA4922-1 simplifies ADC driving.
VIN
±10V
0.1
μF
–12V
HIGH VOLTAGE
HIGH RESOLUTION
ADC
VS–
VS+
DIS
056
81
-0
49
R
IN
8
OUT+
ADA4922-1
OUT–
4
5
6
73
REF
2
0.1
μF
–12V
0.1
μF
+12V
0.1
μF
+12V
R
C
Figure 50. Driving a Differential Input ADC
For example, consider the case where the input signal
bandwidth is 100 KHz and R = 41.2 Ω and C = 3.9 nF, as is
shown in Figure 50, to form a single-pole filter with 3 dB
bandwidth of approximately 1 MHz. The ADA4922-1 output
noise (with zero source resistance) integrated over this
bandwidth appears at the ADC input and is calculated as
()
rms
μV
15
MHz
1
2
π
Hz
nV/
12
)
(
,
=
=
rms
V
dm
ADC
n,
(14)
The rms value of a 20 V p-p signal at the ADC input is 7 V rms,
yielding a SNR of 113 dB at the ADC input.
相關(guān)PDF資料
PDF描述
VE-24L-IV-F1 CONVERTER MOD DC/DC 28V 150W
VE-24K-IV-F4 CONVERTER MOD DC/DC 40V 150W
VE-24K-IV-F3 CONVERTER MOD DC/DC 40V 150W
VE-BTW-MV-B1 CONVERTER MOD DC/DC 5.5V 150W
VE-24K-IV-F1 CONVERTER MOD DC/DC 40V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADA4922-1ARD-EBZ 功能描述:BOARD EVAL FOR ADA4922-1ARD RoHS:是 類(lèi)別:編程器，開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 運(yùn)算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:-
ADA4922-1ARDZ 功能描述:IC ADC DRVR 18BIT HV DIFF 8-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 放大器 - 專(zhuān)用 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類(lèi)型:可變?cè)鲆娣糯笃?應(yīng)用:CATV 安裝類(lèi)型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:20-TQFN-EP（5x5） 包裝:托盤(pán)
ADA4922-1ARDZ-R7 功能描述:IC ADC DRIVER 18BIT DIFF 8-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 放大器 - 專(zhuān)用 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類(lèi)型:可變?cè)鲆娣糯笃?應(yīng)用:CATV 安裝類(lèi)型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:20-TQFN-EP（5x5） 包裝:托盤(pán)
ADA4922-1ARDZ-RL 功能描述:IC ADC DRIVER 18BIT DIFF 8-SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 放大器 - 專(zhuān)用 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:60 系列:- 類(lèi)型:可變?cè)鲆娣糯笃?應(yīng)用:CATV 安裝類(lèi)型:表面貼裝 封裝/外殼:20-WQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:20-TQFN-EP（5x5） 包裝:托盤(pán)
ADA4927-1 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Ultralow Distortion Current Feedback Differential ADC Driver
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*