RF
參數(shù)資料
型號(hào): ADA4927-2YCPZ-RL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 10/24頁(yè)
文件大?。?/td> 0K
描述: IC OPAMP CF DIFF DUAL LN 24LFCSP
標(biāo)準(zhǔn)包裝: 5,000
放大器類(lèi)型: 電流反饋
電路數(shù): 2
輸出類(lèi)型: 差分
轉(zhuǎn)換速率: 5000 V/µs
-3db帶寬: 2.3GHz
電流 - 輸入偏壓: 500nA
電壓 - 輸入偏移: 300µV
電流 - 電源: 20mA
電流 - 輸出 / 通道: 65mA
電壓 - 電源,單路/雙路(±): 4.5 V ~ 11 V,±2.25 V ~ 5.5 V
工作溫度: -40°C ~ 105°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 24-VFQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 24-LFCSP-VQ(4x4)
包裝: 帶卷 (TR)
ADA4927-1/ADA4927-2
Rev. A | Page 18 of 24
Table 12. Differential Input, DC-Coupled
Nominal Gain (dB)
RF (Ω)
RG (Ω)
RIN, dm (Ω)
Differential Output Noise Density (nV/√Hz)
0
301
602
8.0
20
442
44.2
88.4
21.8
26
604
30.1
60.2
37.9
Table 13. Single-Ended Ground-Referenced Input, DC-Coupled, RS = 50 Ω
Nominal Gain (dB)
RF (Ω)
RG1 (Ω)
RT (Ω)
RIN, cm (Ω)
RG2 (Ω)1
Differential Output Noise Density (nV/√Hz)
0
309
301
56.2
401
328
8.1
20
511
39.2
158
73.2
77.2
18.6
26
806
28
649
54.2
74.4
29.1
1 RG2 = RG1 + (RS||RT).
Similar to the case of a conventional op amp, the output noise
voltage densities can be estimated by multiplying the input-
referred terms at +IN and IN by the appropriate output factor,
where:
(
)
2
1
N
β
G
+
=
2
is the circuit noise gain.
G1
F1
G1
1
R
β
+
=
R
and
G2
F2
G2
2
R
β
+
=
R
are the feedback factors.
When the feedback factors are matched, RF1/RG1 = RF2/RG2,
β1 = β2 = β, and the noise gain becomes
G
F
N
R
β
G
+
=
1
R
1
Note that the output noise from VOCM goes to zero in this case.
The total differential output noise density, vnOD, is the root-sum-
square of the individual output noise terms.
=
1
i
2
nOi
nOD
v
8
Table 12 and Table 13 list several common gain settings, associated
resistor values, input impedance, and output noise density for
both balanced and unbalanced input configurations.
IMPACT OF MISMATCHES IN THE FEEDBACK
NETWORKS
As previously mentioned, even if the external feedback networks
(RF/RG) are mismatched, the internal common-mode feedback
loop still forces the outputs to remain balanced. The amplitudes
of the signals at each output remain equal and 180° out of phase.
The input-to-output differential mode gain varies proportionately
to the feedback mismatch, but the output balance is unaffected.
The gain from the VOCM pin to VO, dm is equal to
2(β1 β2)/(β1 + β2)
When β1 = β2, this term goes to zero and there is no differential
output voltage due to the voltage on the VOCM input (including
noise). The extreme case occurs when one loop is open and the
other has 100% feedback; in this case, the gain from VOCM input
to VO,dm is either +2 or 2, depending on which loop is closed.
The feedback loops are nominally matched to within 1% in
most applications, and the output noise and offsets due to the
VOCM input are negligible. If the loops are intentionally mismatched
by a large amount, it is necessary to include the gain term from
VOCM to VO, dm and account for the extra noise. For example, if
β1 = 0.5 and β2 = 0.25, the gain from VOCM to VO, dm is 0.67. If the
VOCM pin is set to 2.5 V, a differential offset voltage is present at the
output of (2.5 V)(0.67) = 1.67 V. The differential output noise
contribution is (15 nV/√Hz)(0.67) = 10 nV/√Hz. Both of these
results are undesirable in most applications; therefore, it is best
to use nominally matched feedback factors.
Mismatched feedback networks also result in a degradation of
the ability of the circuit to reject input common-mode signals,
much the same as for a four-resistor difference amplifier made
from a conventional op amp.
As a practical summarization of the previous issues, resistors of
1% tolerance produce a worst-case input CMRR of approximately
40 dB, a worst-case differential-mode output offset of 25 mV
due to a 2.5 V VOCM input, negligible VOCM noise contribution,
and no significant degradation in output balance error.
CALCULATING THE INPUT IMPEDANCE FOR AN
APPLICATION CIRCUIT
The effective input impedance of a circuit depends on whether
the amplifier is being driven by a single-ended or differential
signal source. For balanced differential input signals, as shown
in Figure 48, the input impedance (RIN, dm) between the inputs
(+DIN and DIN) is simply RIN, dm = RG + RG = 2 × RG.
+VS
–VS
ADA4927
+IN
–IN
RF
+DIN
–DIN
VOCM
RG
VOUT, dm
07
57
4-
04
8
Figure 48. The ADA4927 Configured for Balanced (Differential) Inputs
相關(guān)PDF資料
PDF描述
ADA4927-2YCPZ-R7 IC OPAMP CF DIFF DUAL LN 24LFCSP
76382-414LF CONN HEADER 14POS .100" R/A TIN
170823-8 CONN INSULATION SLEEVE .110
735075-1 CONN RCPT HSG .250 1POS RED
MCP631T-E/OT IC OP AMP SGL 24MHZ SOT23-5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADA4930-1 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Ultralow Noise Drivers for Low Voltage ADCs
ADA4930-1SCPZ-EPR2 制造商:Analog Devices 功能描述:ULTRALOW DIST LOW VLTG ADC DRIVER - Tape and Reel 制造商:Analog Devices 功能描述:Differential Amplifiers UltraLow Dist Low Vltg ADC Driver
ADA4930-1SCPZ-EPR7 制造商:Analog Devices 功能描述:ULTRALOW DIST LOW VLTG ADC DRIVER - Tape and Reel 制造商:Analog Devices 功能描述:IC OPAMP DIFF 1.35GHZ 16LFCSP
ADA4930-1SCPZ-EPRL 制造商:Analog Devices 功能描述:ULTRALOW DIST LOW VLTG ADC DRIVER - Tape and Reel 制造商:Analog Devices 功能描述:IC OPAMP DIFF 1.35GHZ 16LFCSP 制造商:Analog Devices 功能描述:UltraLow Dist Low Vltg ADC Driver
ADA4930-1YCP-EBZ 功能描述:BOARD EVAL FOR ADA4930-1YCP RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估板 - 運(yùn)算放大器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1 系列:-