參數(shù)資料
型號: ADC10062CIWM
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: ADC
英文描述: 10-Bit 600 ns A/D Converter with Input Multiplexer and Sample/Hold
中文描述: 2-CH 10-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO24
封裝: SOP-24
文件頁數(shù): 5/14頁
文件大?。?/td> 333K
代理商: ADC10062CIWM
DC Electrical Characteristics
(Continued)
The following specifications apply for V
+
= +5V, V
REF(+)
= 5V V
REF()
= GND, and Speed Adjust pin unconnected unless other-
wise specified.
Boldface limits apply for T
A
= T
J
MIN
to T
MAX
all other limits T
A
= T
J
= +25C.
Symbol
Parameter
Conditions
Typical
(Note 7)
Limit
(Note 8)
0.4
50
50
Units
(Limit)
V (max)
μA (max)
μA (max)
mA (max)
mA (max)
mA (max)
mA (max)
V
OUT(0)
I
OUT
Logical “0” Output Voltage
TRI-STATE
Output Current
V
+
= 4.5V, I
OUT
= 1.6 mA
V
OUT
= 5V
V
OUT
= 0V
CS = S/H = RD = 0, R
SA
=
CS = S/H = RD = 0, R
SA
= 18 k
CS = S/H = RD = 0, R
SA
=
CS = S/H = RD = 0, R
SA
= 18 k
0.1
0.1
1.0
1.0
30
30
DI
CC
DV
CC
Supply Current
2
AI
CC
AV
CC
Supply Current
45
AC Electrical Characteristics
The following specifications apply for V
+
= +5V, t
= t
= 20 ns, V
REF(+)
= 5V, V
= GND, and Speed Adjust pin uncon-
nected unless otherwise specified.
Boldface limits apply for T
A
J
= T
MIN
to T
MAX
;
all other limits T
A
= T
J
= +25C.
Symbol
Parameter
Conditions
Typical
(Note 7)
600
375
Limit
(Note 8)
750/
900
Units
(Limit)
t
CONV
Mode 1 Conversion Time from
Rising Edge of S/H to Falling Edge
of INT
Mode 2 Conversion Time
R
SA
=
R
SA
= 18k
ns(max)
ns
t
CRD
R
SA
=
Mode 2, R
SA
= 18k
Mode 1; C
L
= 100 pF
850
530
1400
ns(max)
ns
t
ACC1
Access Time (Delay from Falling
Edge of RD to Output Valid)
Access Time (Delay from Falling
Edge of RD to Output Valid)
Minimum Sample Time
TRI-STATE Control (Delay from
Rising Edge of RD to High-Z State)
Delay from Rising Edge of RD to
Rising Edge of INT
Delay from End of Conversion to
Next Conversion
Multiplexer Control Setup Time
Multiplexer Hold Time
Analog Input Capacitance
Logic Output Capacitance
Logic Input Capacitance
30
60
ns (max)
t
ACC2
Mode 2; C
L
= 100 pF
900
t
CRD
+ 50
ns (max)
t
SH
t
1H
, t
0H
(Figure 1); (Note 8)
R
L
= 1k, C
L
= 10 pF
250
ns (max)
30
60
ns (max)
t
INTH
C
L
= 100 pF
25
50
ns (max)
t
P
50
ns (max)
t
MS
t
MH
C
VIN
C
OUT
C
IN
10
10
35
5
5
75
40
ns (max)
ns (max)
pF (max)
pF (max)
pF (max)
Note 1:
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is func-
tional. These ratings do not guarantee specific performance limits, however. For guaranteed specifications and test conditions, see the Electrical Characteristics. The
guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed
test conditons.
Note 2:
All voltages are measured with respect to GND, unless otherwise specified.
Note 3:
When the input voltage (V
) at any pin exceeds the power supply rails (V
<
GND or V
>
V
+
) the absolute value of current at that pin should be limited
to 5 mA or less. The 20 mA package input current limits the number of pins that can safely exceed the power supplies with an input current of 5 mA to four.
Note 4:
The maximum power dissipation must be derated at elevated temperatures and is dictated by T
,
θ
and the ambient temperature, T
. The maximum
allowable power dissipation at any temperature is P
D
= (T
JMAX
T
A
)/
θ
JA
or the number given in the Absolute Maximum Ratings, whichever is lower. In most cases,
the maximum derated power dissipation will be reached only during fault conditions. For these devices, T
JMAX
for a board-mounted device can be found from the
tables below:
Device
θ
JA
(C/W)
54
48
44
ADC10061CIWM
ADC10062CIWM
ADC10064CIWM
Note 5:
Human body model, 100 pF discharged through a 1.5 k
resistor.
Note 6:
See AN-450 “Surface Mounting Methods and Their Effect on Product Reliability” or the section titled “Surface Mount” found in a current National Semicon-
ductor Linear Data Book for other methods of soldering surface mount devices.
Note 7:
Typicals are at +25C and represent must likely parametric norm.
www.national.com
5
相關(guān)PDF資料
PDF描述
ADC10064 10-Bit 600 ns A/D Converter with Input Multiplexer and Sample/Hold
ADC10064CIWM 10-Bit 600 ns A/D Converter with Input Multiplexer and Sample/Hold
ADC10065 ADC10065 10-Bit 65 MSPS 3V A/D Converter
ADC10065CIMT ADC10065 10-Bit 65 MSPS 3V A/D Converter
ADC10065CIMTX ADC10065 10-Bit 65 MSPS 3V A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADC10062CIWM/NOPB 功能描述:IC ADC 10BIT W/MUX 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
ADC10062CIWMX 功能描述:IC ADC 10BIT W/MUX 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
ADC10062CMJ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System
ADC10062CMJ/883 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Single-Ended Data Acquisition System
ADC10064 制造商:NSC 制造商全稱:National Semiconductor 功能描述:10-Bit 600 ns A/D Converter with Input Multiplexer and Sample/Hold