參數(shù)資料
型號: ADC10221CIVT
廠商: NATIONAL SEMICONDUCTOR CORP
元件分類: ADC
英文描述: 10-Bit, 15 MSPS, 98 mW A/D Converter with Internal Sample and Hold
中文描述: 1-CH 10-BIT RESISTANCE LADDER ADC, PARALLEL ACCESS, PQFP32
封裝: TQFP-32
文件頁數(shù): 9/16頁
文件大?。?/td> 414K
代理商: ADC10221CIVT
Typical Performance Characteristics
V
A
= V
D
= V
D
I/O = 5V, f
CLK
= 20MHz, unless otherwise
specified. (Continued)
Specification Definitions
APERTURE JITTER
is the variation in aperture delay from
sample to sample. Aperture jitter shows up as input noise.
APERTURE DELAY
See Sampling Delay.
DIFFERENTIAL GAIN ERROR
is the percentage difference
between the output amplitudes of a given amplitude small
signal, high frequency sine wave input at two different dc in-
put levels.
DIFFERENTIAL PHASE ERROR
is the difference in the out-
put phase of a small signal sine wave input at two different
dc input levels.
DIFFERENTIAL NON-LINEARITY (DNL)
is the measure of
the maximum deviation from the ideal step size of 1 LSB.
EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE
BITS)
is another method of specifying Signal-to-Noise and
Distortion Ratio (S/N+D or SINAD). ENOB is defined as (SI-
NAD 1.76) / 6.02.
FULL POWER BANDWIDTH
is a measure of the frequency
at which the reconstructed output fundamental drops 3 dB
below its 1 MHz value for a full scale input. The test is per-
formed with f
equal to 100 kHz plus integral multiples of
f
. The input frequency at which the output is 3 dB rela-
tive to the1 MHz input signal is the full power bandwidth.
FULL SCALE (FS) INPUT RANGE
of the ADC is the input
range of voltages over which the ADC will digitize that input.
For V
+ = 3.50V and V
REF
= 1.50V, FS = (V
REF
+)
(V
REF
) = 2.00V.
FULL SCALE OFFSET ERROR
is a measure of how far the
last code transition is from the ideal 1
1
2
LSB below V
REF
+
and is defined as V
1.5 LSB V
+ , where V
is
the voltage at which the transitions from code 1022 to 1023
occurs.
FULL SCALE STEP RESPONSE
is defined as the time re-
quired after V
goes from V
to V
+, or V
+ to
V
, and settles sufficiently for the converter to recover
and make a conversion with its rated accuracy.
INTEGRAL NON-LINEARITY (INL)
is a measure of the de-
viation of each individual code from a line drawn from nega-
tive full scale (
1
2
LSB below the first code transition) through
positive full scale (1
1
2
LSB above the last code transition).
The deviation of any given code from this straight line is
measured from the center of that code value.
OUTPUT DELAY
is the time delay after the fall of the input
clock before the data update is present at the output pins.
OUTPUT HOLD TIME
is the length of time that the output
data is valid after the fall of the input clock.
OVER RANGE RECOVERY TIME
is the time required after
V
goes from AGND to V
+ or V
goes from V
to V
for the converter to recover and make a conversion with its
rated accuracy.
PIPELINE DELAY (LATENCY)
is the number of clock cycles
between initiation of conversion and when that data is pre-
sented to the output driver stage. Data for any given sample
is available by the Pipeline Delay plus the Output Delay after
that sample is taken. New data is available at every clock
cycle, but the data lags the conversion by the pipeline delay.
PSRR (POWER SUPPLY REJECTION RATIO)
is the ratio
of the change in dc power supply voltage to the resulting
change in Full Scale Error, expressed in dB.
SAMPLING (APERTURE) DELAY or APERTURE TIME
is
that time required after the fall of the clock input for the sam-
pling switch to open. The sample is effectively taken this
amount of time after the fall of the clock input.
SIGNAL TO NOISE RATIO (SNR)
is the ratio, expressed in
dB, of the rms value of the input signal to the rms value of the
sum of all other spectral components below one-half the
sampling frequency, not including harmonics or dc.
SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SI-
NAD)
is the ratio, expressed in dB, of the RMS value of the
input signal to the RMS value of all of the other spectral com-
ponents below half the clock frequency, including harmonics
but excluding dc.
SPURIOUS FREE DYNAMIC RANGE (SFDR)
is the differ-
ence, expressed in dB or dBc, between the RMS values of
the input signal and the peak spurious signal, where a spu-
rious signal is any signal present in the output spectrum that
is not present at the input.
TOTAL HARMONIC DISTORTION (THD)
is the ratio, ex-
pressed in dB, of the rms total of the first six harmonic com-
ponents, to the rms value of the input signal.
ZERO SCALE OFFSET ERROR
is the difference between
the ideal input voltage (
1
2
LSB) and the actual input voltage
that just causes a transition from an output code of zero to
an output code of one.
Spectral Response at 20 MSPs
DS101038-35
A
www.national.com
9
相關(guān)PDF資料
PDF描述
ADC10221 10-Bit, 15 MSPS, 98 mW A/D Converter with Internal Sample and Hold
ADC102S021 2 Channel, 1 MSPS 12-Bit A/D Converter
ADC102S051 2 Channel, 1 MSPS 12-Bit A/D Converter
ADC102S101 2 Channel, 1 MSPS 12-Bit A/D Converter
ADC122S021 2 Channel, 1 MSPS 12-Bit A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADC10221EVAL 功能描述:BOARD EVALUATION FOR ADC10221 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標準包裝:1 系列:- 傳感器類型:CMOS 成像,彩色(RGB) 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
ADC1025 制造商:NSC 制造商全稱:National Semiconductor 功能描述:10-BIT uP COMPATIBLE A/D CONVERTERS
ADC1025BCJ 制造商:NSC 制造商全稱:National Semiconductor 功能描述:10-BIT uP COMPATIBLE A/D CONVERTERS
ADC1025BCJ/A+ 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter, 10-Bit
ADC1025BCJ-1 制造商:NSC 制造商全稱:National Semiconductor 功能描述:10-BIT uP COMPATIBLE A/D CONVERTERS