- 您現(xiàn)在的位置：買賣IC網 > PDF目錄378282 > ADC1175-50CIJM (NATIONAL SEMICONDUCTOR CORP) 8-Bit, 50 MSPS, 125 mW A/D Converter PDF資料下載
參數(shù)資料
| 型號： | ADC1175-50CIJM |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 8-Bit, 50 MSPS, 125 mW A/D Converter |
| 中文描述： | 1-CH 8-BIT RESISTANCE LADDER ADC, PARALLEL ACCESS, PDSO24 |
| 封裝： | SOIC-24 |
| 文件頁數(shù)： | 15/17頁 |
| 文件大?。?/td> | 487K |
| 代理商： | ADC1175-50CIJM |
Applications Information
(Continued)
It is good practice to keep the ADC clock line as short as
possible and to keep it well away from any other signals.
Other signals can introduce jitter into the clock signal.
7.0 Common Application Pitfalls
Driving the inputs (analog or digital) beyond the power
supply rails.
For proper operation, all inputs should not go
more than 50mV below the ground pins or 50mV above the
supply pins. Exceeding these limits on even a transient basis
can cause faulty or erratic operation. It is not uncommon for
high speed digital circuits (e.g., 74F and 74AC devices) to
exhibit undershoot that goes more than a volt below ground.
A resistor of 50
in series with the offending digital input will
usually eliminate the problem.
Care should be taken not to overdrive the inputs of the
ADC1175. Such practice may lead to conversion inaccura-
cies and even to device damage.
Attempting to drive a high capacitance digital data bus.
The more capacitance the output drivers must charge for
each conversion, the more instantaneous digital current is
required from DV
and DGND. These large charging cur-
rent spikes can couple into the analog section, degrading dy-
namic performance. Buffering the digital data outputs (with
an 74ACQ541, for example) may be necessary if the data
bus to be driven is heavily loaded. Dynamic performance
can also be improved by adding 47
series resistors at each
digital output, reducting the energy coupled back into the
converter output pins.
Using an inadequate amplifier to drive the analog input.
As explained in Section 1.0, the capacitance seen at the in-
put alternates between 4 pF and 11 pF with the clock. This
dynamic capacitance is more difficult to drive than is a fixed
capacitance, and should be considered when choosing a
driving device. The CLC409, CLC440, LM6152, LM6154,
LM6181 and LM6182 have been found to be excellent de-
vices for driving the ADC1175 analog input.
Driving the V
pin or the V
pin with devices that can
not source or sink the current required by the ladder.
As
mentioned in section 2.0, care should be taken to see that
any driving devices can source sufficient current into the V
pin and sink sufficient current from the V
pin. If these pins
are not driven with devices than can handle the required cur-
rent, these reference pins will not be stable, resulting in a re-
duction of dynamic performance.
Using a clock source with excessive jitter, using an ex-
cessively long clock signal trace, or having other sig-
nals coupled to the clock signal trace.
This will cause the
sampling interval to vary, causing excessive output noise
and a reduction in SNR performance. Simple gates with RC
timing is generally inadequate as a clock source.
Input test signal contains harmonic distortion that inter-
feres with the measurement of dynamic signal to noise
ratio.
Harmonic and other interfering signals can be re-
moved by inserting a filter at the signal input. Suitable filters
are shown in Figure 8 and Figure 9 The circuit of Figure 8
has cutoff of about 5.5 MHz and is suitable for input frequen-
cies of 1 MHz to 5 MHz. The circuit of Figure 9 has a cutoff
of about 11 MHz and is suitable for input freqencies of 5 MHz
to 10 MHz. These filters should be driven by a generator of
75 Ohm source impedance and terminated with a 75 ohm
resistor.
DS100092-17
FIGURE 7. Isolating the ADC clock from Digital Circuitry.
DS100092-18
FIGURE 8. 5.5 MHz Low Pass Filter to Eliminate Harmonics at the Signal Input.
DS100092-19
FIGURE 9. 11 MHz Low Pass filter to eliminate harmonics at the signal input. Use at input frequencies of 5 MHz to 10
MHz
A
www.national.com
15
相關PDF資料 |
PDF描述 |
|---|---|
| ADC1175-50CIJMX | 8-Bit, 50 MSPS, 125 mW A/D Converter |
| ADC1175 | 8-Bit, 20MHz, 60mW A/D Converter(8位20MHz, 60mW A/D轉換器) |
| ADC12010 | 12-Bit, 10 MSPS, 160 mW A/D Converter with Internal Sample-and-Hold |
| ADC12010CIVY | 12-Bit, 10 MSPS, 160 mW A/D Converter with Internal Sample-and-Hold |
| ADC12010CIVYX | 12-Bit, 10 MSPS, 160 mW A/D Converter with Internal Sample-and-Hold |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADC1175-50CIJMX | 功能描述:IC ADC 8BIT SOP-24 RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| ADC1175-50CIJMX/NOPB | 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述: |
| ADC1175-50CILQ | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit, 50 MSPS, 125 mW A/D Converter |
| ADC1175-50CILQ/NOPB | 功能描述:IC ADC 8BIT 50MSPS 125MW 24LLP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| ADC1175-50CILQX | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit, 50 MSPS, 125 mW A/D Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復。