參數(shù)資料
型號(hào)： ADC1175
廠商： National Semiconductor Corporation
英文描述： 8-Bit, 20MHz, 60mW A/D Converter(8位20MHz, 60mW A/D轉(zhuǎn)換器)
中文描述： 8位，20MHz的，功率為60mW的A / D轉(zhuǎn)換器（8位20MHz的，功率為60mW的A / D轉(zhuǎn)換器）
文件頁(yè)數(shù)： 8/17頁(yè)
文件大小： 497K
代理商： ADC1175
Typical Performance Characteristics
(Continued)
Specification Definitions
ANALOG INPUT BANDWIDTH
is a measure of the fre-
quency at which the reconstructed output fundamental drops
3 dB below its low frequency value for a full scale input. The
test is performed with f
equal to 100 KHz plus integer
multiples of f
. The input frequency at which the output is
3 dB relative to the low frequency input signal is the full
power bandwidth.
APERTURE JITTER
is the time uncertainty of the sampling
point (t
DS
), or the range of variation in the sampling delay.
BOTTOM OFFSET
is the difference between the input volt-
age that just causes the output code to transition to the first
code and the negative reference voltage. Bottom offset is
defined as E
= V
- V
, where V
is the first code
transition input voltage. Note that this is different from the
normal Zero Scale Error.
DIFFERENTIAL GAIN ERROR
is the percentage difference
between the output amplitudes of a high frequency recon-
structed sine wave at two different dc levels.
DIFFERENTIAL NON-LINEARITY (DNL)
is the measure of
the maximum deviation from the ideal step size of 1 LSB.
DIFFERENTIAL PHASE ERROR
is the difference in the
output phase of a reconstructed small signal sine wave at
two different dc levels.
EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE
BITS)
is another method of specifying Signal-to-Noise and
Distortion Ratio, or SINAD. ENOB is defined as (SINAD -
1.76) / 6.02 and says that the converter is equivalent to a
perfect ADC of this (ENOB) number of bits.
INTEGRAL NON-LINEARITY (INL)
is a measure of the
deviation of each individual code from a line drawn from zero
scale (
1
2
LSB below the first code transition) through positive
full scale (
1
2
LSB above the last code transition). The devia-
tion of any given code from this straight line is measured
from the center of that code value. The end point test method
is used.
OUTPUT DELAY
is the time delay after the rising edge of
the input clock before the data update is present at the
output pins.
OUTPUT HOLD TIME
is the length of time that the output
data is valid after the rise of the input clock.
PIPELINE DELAY (LATENCY)
is the number of clock cycles
between initiation of conversion and when that data is pre-
sented to the output stage. Data for any give sample is
available the Pipeline Delay plus the Output Delay after that
sample is taken. New data is available at every clock cycle,
but the data lags the conversion by the pipeline delay.
SAMPLING (APERTURE) DELAY
is that time required after
the fall of the clock input for the sampling switch to open. The
Sample/Hold circuit effectively stops capturing the input sig-
nal and goes into the
″
hold
″
mode t
DS
after the clock goes
low.
SIGNAL TO NOISE RATIO (SNR)
is the ratio of the rms
value of the input signal to the rms value of the other spectral
components below one-half the sampling frequency, not in-
cluding harmonics or dc.
SIGNAL TO NOISE PLUS DISTORTION (S/(N+D) or SI-
NAD)
is the ratio of the rms value of the input signal to the
rms value of all of the other spectral components below half
the clock frequency, including harmonics but excluding dc.
SPURIOUS FREE DYNAMIC RANGE (SFDR)
is the differ-
ence, expressed in dB, between the rms values of the input
signal and the peak spurious signal, where a spurious signal
is any signal present in the output spectrum that is not
present at the input.
TOP OFFSET
is the difference between the positive refer-
ence voltage and the input voltage that just causes the
output code to transition to full scale and is defined as E
OT
=
V
FT
V
RT
. Where V
FT
is the full scale transition input volt-
age. Note that this is different from the normal Full Scale
Error.
TOTAL HARMONIC DISTORTION (THD)
is the ratio of the
rms total of the first six harmonic components, to the rms
value of the input signal.
Differential Phase vs Temperature
DS100092-27
Spectral Response at f
CLK
= 20
MSPS
DS100092-28
A
www.national.com
8
相關(guān)PDF資料
PDF描述
ADC12010 12-Bit, 10 MSPS, 160 mW A/D Converter with Internal Sample-and-Hold
ADC12010CIVY 12-Bit, 10 MSPS, 160 mW A/D Converter with Internal Sample-and-Hold
ADC12010CIVYX 12-Bit, 10 MSPS, 160 mW A/D Converter with Internal Sample-and-Hold
ADC12010EVAL 12-Bit, 10 MSPS, 160 mW A/D Converter with Internal Sample-and-Hold
ADC12020CIVYX 12-Bit, 20 MSPS, 185 mW A/D Converter with Internal Sample-and-Hold
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADC1175-50 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit, 50 MSPS, 125 mW A/D Converter
ADC1175-50_07 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Bit, 50 MSPS, 125 mW A/D Converter
ADC1175-50CIJM 功能描述:IC ADC LOW PWR 8BIT SOP-24 RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
ADC1175-50CIJMX 功能描述:IC ADC 8BIT SOP-24 RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
ADC1175-50CIJMX/NOPB 制造商:Rochester Electronics LLC 功能描述: 制造商:Texas Instruments 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*