- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378281 > ADC122S051 (National Semiconductor Corporation) 2 Channel, 1 MSPS 12-Bit A/D Converter PDF資料下載
參數(shù)資料
| 型號(hào)： | ADC122S051 |
| 廠商： | National Semiconductor Corporation |
| 英文描述： | 2 Channel, 1 MSPS 12-Bit A/D Converter |
| 中文描述： | 2通道，1 MSPS的12位A / D轉(zhuǎn)換器 |
| 文件頁(yè)數(shù)： | 5/19頁(yè) |
| 文件大小： | 941K |
| 代理商： | ADC122S051 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
ADC122S101 Timing Specifications
The following specifications apply for V
= +2.7V to 5.25V, GND = 0V, f
= 8 MHz to 16 MHz, f
SAMPLE
= 500 kSPS to 1
MSPS, C
L
= 35 pF,
Boldface limits apply for T
A
= T
MIN
to T
MAX
: all other limits T
A
= 25C.
Symbol
Parameter
Conditions
Typical
Limits
(Note 7)
Units
t
CSU
Setup Time SCLK High to CS Falling Edge
(Note 10)
V
A
= +3.0V
V
A
= +5.0V
V
A
= +3.0V
V
A
= +5.0V
V
A
= +3.0V
V
A
= +5.0V
V
A
= +3.0V
V
A
= +5.0V
3.5
0.5
+4.5
+1.5
+4
+2
+14.5
+13
+3
+3
0.5 x
t
SCLK
0.5 x
t
SCLK
1.8
1.3
1.0
1.0
10
ns (min)
t
CLH
Hold time SCLK Low to CS Falling Edge
(Note 10)
10
ns (min)
t
EN
Delay from CS Until DOUT active
30
ns (max)
t
ACC
Data Access Time after SCLK Falling Edge
30
ns (max)
t
SU
t
H
Data Setup Time Prior to SCLK Rising Edge
Data Valid SCLK Hold Time
10
10
ns (min)
ns (min)
t
CH
SCLK High Pulse Width
0.3 x
t
SCLK
0.3 x
t
SCLK
ns (min)
t
CL
SCLK Low Pulse Width
ns (min)
t
DIS
CS Rising Edge to DOUT High-Impedance
Output Falling
V
A
= +3.0V
V
A
= +5.0V
V
A
= +3.0V
V
A
= +5.0V
20
ns (max)
Output Rising
Note 1:
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is
functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed
specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test
conditions.
Note 2:
All voltages are measured with respect to GND = 0V, unless otherwise specified.
Note 3:
When the input voltage at any pin exceeds the power supply (that is, V
<
GND or V
>
V
), the current at that pin should be limited to 10 mA. The 20
mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 10 mA to two. The Absolute
Maximum Rating specification does not apply to the V
A
pin. The current into the V
A
pin is limited by the Analog Supply Voltage specification.
Note 4:
The absolute maximum junction temperature (T
max) for this device is 150C. The maximum allowable power dissipation is dictated by T
max, the
junction-to-ambient thermal resistance (
θ
JA
), and the ambient temperature (T
A
), and can be calculated using the formula P
D
MAX = (T
J
max T
A
)/
θ
JA
. The values
for maximum power dissipation listed above will be reached only when the device is operated in a severe fault condition (e.g. when input or output pins are driven
beyond the power supply voltages, or the power supply polarity is reversed). Obviously, such conditions should always be avoided.
Note 5:
Human body model is 100 pF capacitor discharged through a 1.5 k
resistor. Machine model is 220 pF discharged through zero ohms.
Note 6:
Reflow temperature profiles are different for lead-free and non-lead-free packages.
Note 7:
Tested limits are guaranteed to National’s AOQL (Average Outgoing Quality Level).
Note 8:
This is the frequency range over which the electrical performance is guaranteed. The device is functional over a wider range which is specified under
Operating Ratings.
Note 9:
Datasheet min/max specification limits are guaranteed by design, test, or statistical analysis.
Note 10:
Clock may be in any state (high or low) when CS is asserted, with the restrictions on setup and hold time given by t
CSU
and t
CLH
.
A
www.national.com
5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC122S101 | 2 Channel, 1 MSPS 12-Bit A/D Converter |
| ADC1031 | Quadruple Bus Transceiver 16-SOIC 0 to 70 |
| ADC1034 | ADC1031/ADC1034/ADC1038 10-Bit Serial I/O A/D Converters with Analog Multiplexer and Track/Hold Function |
| ADC1034CIN | 10-Bit Serial I/O A/D Converters with Analog Multiplexer(349.46 k) |
| ADC10321CIVT | 10-Bit, 20MSPS, 98mW A/D Converter with Internal Sample and Hold |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC122S051CIMM | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC122S051CIMM/NOPB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC122S051CIMMX | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC122S051CIMMX/NOPB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC122S051EVAL | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC ADC122S051EVAL BOARD RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。