- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378284 > ADC12451CIJ (NATIONAL SEMICONDUCTOR CORP) Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold PDF資料下載
參數(shù)資料
| 型號： | ADC12451CIJ |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold |
| 中文描述： | 1-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, CDIP24 |
| 封裝： | CERAMIC, DIP-24 |
| 文件頁數(shù)： | 16/18頁 |
| 文件大小： | 311K |
| 代理商： | ADC12451CIJ |
4.0 Dynamic Performance
(Continued)
Effective number of bits can also be useful in describing the
A/D’s noise performance. An ideal A/D converter will have
some amount of quantization noise, determined by its reso-
lution, which will yield an optimum S/N ratio given by the
following equation:
S/N
e
(6.02
c
n
a
1.8) dB
where n is the A/D’s resolution in bits.
The effective bits of a real A/D converter, therefore, can be
found by:
n(effective)
e
S/N(dB)
b
1.8
6.02
As an example, an ADC12451 with a
g
5V, 10 kHz sine
wave input signal will typically have a S/N of 78 dB, which is
equivalent to 12.6 effective bits.
Two sample/hold specifications, aperture time and aperture
jitter, are included in the Dynamic Characteristics table
since the ADC12451 has the ability to track and hold the
analog input voltage. Aperture time is the delay for the A/D
to respond to the hold command. In the case of the
ADC12451, the hold command is internally generated.
When the Auto-Zero function is not being used, the hold
command occurs at the end of the acquisition window, or
seven clock periods after the rising edge of the WR. The
delay between the internally generated hold command and
the time that the ADC12451 actually holds the input signal is
the aperture time. For the ADC12451, this time is typically
100 ns. Aperture jitter is the change in the aperture time
from sample to sample. Aperture jitter is useful in determin-
ing the maximum slew rate of the input signal for a given
accuracy. For example, an ADC12451 with 100 ps of aper-
ture jitter operating with a 5V reference can have an effec-
tive gain variation of about 1 LSB with an input signal whose
slew rate is 12 V/
m
s.
5.0 Typical Applications
Power Supply Bypassing
TL/H/11025–24
Protecting the Analog Inputs
TL/H/11025–25
Note:
External protection diodes should be able to withstand the op amp current limit.
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC1251BIJ | Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold |
| ADC1251CMJ | Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold |
| ADC1251 | Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold |
| ADC1251CIJ | Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold |
| ADC12662CIVF | 12-Bit, 1.5 MHz, 200 mW A/D Converter with Input Multiplexer and Sample/Hold |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC12451CMJ | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:Dynamically-Tested Self-Calibrating 12-Bit Plus Sign A/D Converter with Sample-and-Hold |
| ADC12451CMJ/883 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 13-Bit |
| ADC-12-4-75 | 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:Directional Coupler 75Ω 20 to 1000 MHz |
| ADC-12-4-75+ | 制造商:MINI 制造商全稱:Mini-Circuits 功能描述:Directional Coupler 75Ω 20 to 1000 MHz |
| ADC124EUQ-13 | 功能描述:PREBIAS TRANSISTOR SOT363 制造商:diodes incorporated 系列:汽車級，AEC-Q101 包裝:帶卷（TR） 零件狀態(tài):在售 晶體管類型:2 個 NPN 預(yù)偏壓式（雙） 電流 - 集電極（Ic）（最大值）:100mA 電壓 - 集射極擊穿（最大值）:50V 電阻器 - 基底（R1）:22 千歐，22 千歐 電阻器 - 發(fā)射極基底（R2）:22 千歐，22 千歐 不同?Ic，Vce?時的 DC 電流增益（hFE）（最小值）:- 不同?Ib，Ic 時的?Vce 飽和值（最大值）:- 電流 - 集電極截止（最大值）:- 頻率 - 躍遷:250MHz 功率 - 最大值:270mW 安裝類型:表面貼裝 封裝/外殼:6-TSSOP，SC-88，SOT-363 供應(yīng)商器件封裝:SOT-363 標準包裝:10,000 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。