- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378284 > ADC128S022CIMTX (NATIONAL SEMICONDUCTOR CORP) 8-Channel, 50 kSPS to 200 kSPS, 12-Bit A/D Converter PDF資料下載
參數(shù)資料
| 型號： | ADC128S022CIMTX |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | ADC |
| 英文描述： | 8-Channel, 50 kSPS to 200 kSPS, 12-Bit A/D Converter |
| 中文描述： | 8-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO16 |
| 封裝： | TSSOP-16 |
| 文件頁數(shù)： | 16/18頁 |
| 文件大?。?/td> | 848K |
| 代理商： | ADC128S022CIMTX |
2.0 Applications Information
2.1 TYPICAL APPLICATION CIRCUIT
A typical application is shown in
Figure 8
. The split analog
and digital supply pins are both powered in this example by
the National LP2950 low-dropout voltage regulator. The ana-
log supply is bypassed with a capacitor network located
close to the ADC128S022. The digital supply is separated
from the analog supply by an isolation resistor and bypassed
with additional capacitors. The ADC128S022 uses the ana-
log supply (V
) as its reference voltage, so it is very impor-
tant that V
be kept as clean as possible. Due to the low
power requirements of the ADC128S022, it is also possible
to use a precision reference as a power supply.
2.2 POWER SUPPLY CONSIDERATIONS
There are three major power supply concerns with this prod-
uct: power supply sequencing, power management, and the
effect of digital supply noise on the analog supply.
2.2.1 Power Supply Sequence
The ADC128S022 is a dual-supply device. The two supply
pins share ESD resources, so care must be exercised to
ensure that the power is applied in the correct sequence. To
avoid turning on the ESD diodes, the digital supply (V
)
cannot exceed the analog supply (V
) by more than 300 mV,
not even on a transient basis. Therefore, V
A
must ramp up
before or concurrently with V
D
.
2.2.2 Power Management
The ADC128S022 is fully powered-up whenever CS is low
and fully powered-down whenever CS is high, with one
exception. If operating in continuous conversion mode, the
ADC128S022 automatically enters power-down mode be-
tween SCLK’s 16th falling edge of a conversion and SCLK’s
1st falling edge of the subsequent conversion (see
Figure 1
).
In continuous conversion mode, the ADC128S022 can per-
form multiple conversions back to back. Each conversion
requires 16 SCLK cycles and the ADC128S022 will perform
conversions continuously as long as CS is held low. Con-
tinuous mode offers maximum throughput.
In burst mode, the user may trade off throughput for power
consumption by performing fewer conversions per unit time.
This means spending more time in power-down mode and
less time in normal mode. By utilizing this technique, the
user can achieve very low sample rates while still utilizing an
SCLK frequency within the electrical specifications. The
Power Consumption vs. SCLK curve in the Typical Perfor-
mance Curves section shows the typical power consumption
of the ADC128S022. To calculate the power consumption
(P
), simply multiply the fraction of time spent in the normal
mode (t
N
) by the normal mode power consumption (P
N
), and
add the fraction of time spent in shutdown mode (t
S
) multi-
plied by the shutdown mode power consumption (P
S
) as
shown in
Figure 9
.
2.2.3 Power Supply Noise Considerations
The charging of any output load capacitance requires cur-
rent from the digital supply, V
. The current pulses required
from the supply to charge the output capacitance will cause
voltage variations on the digital supply. If these variations are
large enough, they could degrade SNR and SINAD perfor-
mance of the ADC. Furthermore, if the analog and digital
supplies are tied directly together, the noise on the digital
supply will be coupled directly into the analog supply, caus-
ing greater performance degradation than would noise on
the digital supply alone. Similarly, discharging the output
capacitance when the digital output goes from a logic high to
a logic low will dump current into the die substrate, which is
resistive. Load discharge currents will cause "ground
bounce" noise in the substrate that will degrade noise per-
formance if that current is large enough. The larger the
output capacitance, the more current flows through the die
substrate and the greater the noise coupled into the analog
channel.
The first solution to keeping digital noise out of the analog
supply is to decouple the analog and digital supplies from
each other or use separate supplies for them. To keep noise
out of the digital supply, keep the output load capacitance as
small as practical. If the load capacitance is greater than 50
pF, use a 100
series resistor at the ADC output, located as
20162713
FIGURE 8. Typical Application Circuit
20162715
FIGURE 9. Power Consumption Equation
A
www.national.com
16
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC128S022EVAL | 8-Channel, 50 kSPS to 200 kSPS, 12-Bit A/D Converter |
| ADC12H030 | Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold(可自行校對12位串行輸入/輸出帶MUX，采樣/保持功能A/D轉(zhuǎn)換器) |
| ADC12030 | Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold |
| ADC12032 | Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold |
| ADC12034 | Self-Calibrating 12-Bit Plus Sign Serial I/O A/D Converters with MUX and Sample/Hold |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADC128S022CIMTX/NOPB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADC128S022EVAL | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Channel, 50 kSPS to 200 kSPS, 12-Bit A/D Converter |
| ADC128S022EVAL/NOPB | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADC128S022 EVAL BOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| ADC128S052 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:8-Channel, 200 kSPS to 500 kSPS, 12-Bit A/D Converter |
| ADC128S052CIMT | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復。