參數(shù)資料
型號(hào)： ADCMP580BCPZ-RL7
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 12/16頁(yè)
文件大?。?/td> 0K
描述： IC COMPARATOR CML UFAST 16-LFCSP
標(biāo)準(zhǔn)包裝： 1,500
類(lèi)型： 帶鎖銷(xiāo)
元件數(shù)： 1
輸出類(lèi)型： CML，補(bǔ)充型
電壓 - 電源，單路/雙路(±)： ±4.5 V ~ 5.5 V
電壓 - 輸入偏移（最小值）： 10mV @ ±5V
電流 - 輸入偏壓（最小值）： 30µA @ ±5V
電流 - 輸出（標(biāo)準(zhǔn)）： 44mA @ 5V
電流 - 靜態(tài)（最大值）： 8mA
CMRR, PSRR（標(biāo)準(zhǔn)）： 60dB CMRR，75dB PSRR
傳輸延遲（最大）： 0.18ns
磁滯： 1mV
工作溫度： -40°C ~ 125°C
封裝/外殼： 16-VFQFN 裸露焊盤(pán)，CSP
安裝類(lèi)型： 表面貼裝
包裝： 帶卷 (TR)
ADCMP580/ADCMP581/ADCMP582
Rev. A | Page 5 of 16
TIMING INFORMATION
Figure 2 shows the ADCMP580/ADCMP581/ADCMP582 compare and latch timing relationships. Table 2 provides the definitions of the
terms shown in Figure 2.
50%
VN ± VOS
50%
DIFFERENTIAL
INPUT VOLTAGE
LATCH ENABLE
Q OUTPUT
LATCH ENABLE
tH
tPDL
tPDH
tPLOH
tPLOL
tR
tF
VN
VOD
tS
tPL
04672-028
Figure 2. Comparator Timing Diagram
Table 2. Timing Descriptions
Symbol
Timing
Description
tPDH
Input-to-Output High Delay
Propagation delay measured from the time the input signal crosses the reference
(± the input offset voltage) to the 50% point of an output low-to-high transition.
tPDL
Input-to-Output Low Delay
Propagation delay measured from the time the input signal crosses the reference
(± the input offset voltage) to the 50% point of an output high-to-low transition.
tPLOH
Latch Enable-to-Output High Delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output low-to-high transition.
tPLOL
Latch Enable-to-Output Low Delay
Propagation delay measured from the 50% point of the latch enable signal low-to-high
transition to the 50% point of an output high-to-low transition.
tH
Minimum Hold Time
Minimum time after the negative transition of the latch enable signal that the input
signal must remain unchanged to be acquired and held at the outputs.
tPL
Minimum Latch Enable Pulse Width
Minimum time that the latch enable signal must be high to acquire an input signal change.
tS
Minimum Setup Time
Minimum time before the negative transition of the latch enable signal that an input
signal change must be present to be acquired and held at the outputs.
tR
Output Rise Time
Amount of time required to transition from a low to a high output as measured at the
20% and 80% points.
tF
Output Fall Time
Amount of time required to transition from a high to a low output as measured at the
20% and 80% points.
VN
Normal Input Voltage
Difference between the input voltages VP and VN for output true.
VOD
Voltage Overdrive
Difference between the input voltages VP and VN for output false.
相關(guān)PDF資料
PDF描述
DS90CF363BMT/NOPB IC FPD-LINK TX 18BIT 48-TSSOP
VI-B3K-MY-B1 CONVERTER MOD DC/DC 40V 50W
PI90LV179WE IC SINGLE LVDS TRANSCEIVR 8-SOIC
ADCMP582BCPZ-RL7 IC COMPARATOR PECL UFAST 16LFCSP
VI-B3F-MY-B1 CONVERTER MOD DC/DC 72V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADCMP580BCPZ-WP 功能描述:IC COMPARATOR CML UFAST 16-LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 線性 - 比較器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 類(lèi)型:通用 元件數(shù):1 輸出類(lèi)型:CMOS，開(kāi)路集電極，TTL 電壓 - 電源，單路/雙路(±):2.7 V ~ 5.5 V 電壓 - 輸入偏移（最小值）:7mV @ 5V 電流 - 輸入偏壓（最小值）:0.25µA @ 5V 電流 - 輸出（標(biāo)準(zhǔn)）:84mA @ 5V 電流 - 靜態(tài)（最大值）:120µA CMRR, PSRR（標(biāo)準(zhǔn)）:- 傳輸延遲（最大）:600ns 磁滯:- 工作溫度:-40°C ~ 85°C 封裝/外殼:SC-74A，SOT-753 安裝類(lèi)型:表面貼裝 包裝:剪切帶 (CT) 產(chǎn)品目錄頁(yè)面:1268 (CN2011-ZH PDF) 其它名稱:*LMV331M5*LMV331M5/NOPBLMV331M5CT
ADCMP581 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrafast SiGe Voltage Comparator
ADCMP581BCP 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultrafast SiGe Voltage Comparator
ADCMP581BCP-R2 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADCMP581BCP-RL7 制造商:Analog Devices 功能描述:Comparator Single ±5.5V 16-Pin LFCSP EP T/R
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*