
ADDS-210xx-TOOLS
REV. B
–7–
ICEPAC
INTERFACE
ICEPAC
(OPTIONAL)
EZ-ICE
(OPTIONAL)
LEDs
PUSHBUTTON
SWITCHES
LINK
PORTS
I
S
LINK
PORTS
ISA
INTERFACE
BOOT ROM
(4MB)
M.A.F.E.
SITE
16-BIT PC/AT
I/O BUS
CONNECTOR
JTAG
HEADER
LINK
CONNECTOR
S
CONTROL I/F
SHARCPAC
MODULE
SITE
LINK
PORTS
LINK
CONNECTOR
Figure 2. ADSP-2106x EZ-LAB Board
E Z-ICE E mulator
Overview
T he ADSP-2106x SHARC EZ-ICE in-circuit emulator provides
a controlled environment for observing, debugging and testing
real-time activities in a target hardware environment by
connecting directly to the target processor through its JT AG
interface. T he emulator monitors system behavior while
running at full speed. It lets you examine and alter memory
locations, including processor registers and stacks.
System Configuration Requirements
T he EZ-ICE Emulator board is a half-size card that installs in
an IBM PC’s 8-bit expansion slot. T he ICEPAC module is
mounted as a daughter card to the EZ-ICE board. And the
T est Access Port (T AP) probe is connected to EZ-ICE board
through a ribbon cable, and to the target processor through its
JT AG interface connector.
T he following minimum PC configuration is required for the
EZ-ICE:
386-based or greater AT with 4 MB DRAM
EGA or VGA graphic card
Hard disk with 2.5 MB available
DOS 3.1 or higher; Windows 3.1 or higher
An available slot for an 8-bit half-size card
Mouse or other pointing device
Graphical User Interface
T he EZ-ICE interface software uses the same GUI interface
design as the simulator software. T his same software works
with the fully configured EZ-ICE board or with the ICEPAC
installed in the EZ-LAB Development Board.
Nonintrusive In-Circuit Emulation
T he EZ-ICE emulator does not affect target loading or timing.
Nonintrusive, in-circuit emulation is assured because EZ-ICE
controls the target system’s processor through its IEEE 1149.1
(JT AG) T est Access Port.
EZ-ICE Target System Requirements
T he ADSP-2106x SHARC EZ-ICE Emulators use the IEEE
1149.1 JT AG test access port of the processors to monitor and
control the target board processor during emulation. T he EZ-
ICE T AP probe requires the CLK IN,
EMU
, T MS, T CK ,
TRST
, T DI, T DO, and GND signals to be accessible on the
target system via a 14-pin connector (pin strip header) such as
that shown in Figure 3.
5
7
9
11
13
14
12
10
8
6
4
2
1
3
EMU
CLKIN
TMS
TCK
TRST
TDI
TDO
GND
BTDI
BTRST
BTCK
BTMS
KEY (NO PIN)
GND
TOP VIEW
Figure 3. Target Board Connector for ADSP-2106x EZ-ICE
(J umpers in Place)