參數(shù)資料
型號(hào): ADF4001BRUZ-RL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 16/17頁(yè)
文件大?。?/td> 0K
描述: IC CLOCK GEN PLL 200MHZ 16TSSOP
標(biāo)準(zhǔn)包裝: 2,500
類型: 時(shí)鐘發(fā)生器(RF)
PLL:
輸入: 時(shí)鐘
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 2:1
差分 - 輸入:輸出: 是/無(wú)
頻率 - 最大: 200MHz
除法器/乘法器: 是/無(wú)
電源電壓: 2.7 V ~ 5.5 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 16-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 16-TSSOP
包裝: 帶卷 (TR)
REV.
ADF4001
–8–
Table III. Reference Counter Latch Map
LDP
OPERATION
0THREE CONSECUTIVE CYCLES OF PHASE DELAY LESS THAN
15ns MUST OCCUR BEFORE LOCK DETECT IS SET.
1FIVE CONSECUTIVE CYCLES OF PHASE DELAY LESS THAN
15ns MUST OCCUR BEFORE LOCK DETECT IS SET.
ABP2
ABP1
ANTIBACKLASH PULSE WIDTH
00
2.9ns
01
1.3ns
10
6.0ns
11
2.9ns
R14
R13
R12
..........
R3
R2
R1
DIVIDE RATIO
000
..........
0011
000
..........
0102
000
..........
0113
000
..........
1004
...
..........
....
...
..........
....
...
..........
....
111
..........
100
16380
111
..........
101
16381
111
..........
110
16382
111
..........
111
16383
TEST MODE BITS SHOULD
BE SET TO 00 FOR NORMAL
OPERATION
DB20
DB19
DB18
DB17
DB16
DB15
DB14
DB13
DB12
DB11
DB10
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
C2 (0) C1 (0)
R1
R2
R3
R4
R5
R7
R14
ABP1
T2
LDP
R13
R6
CONTROL
BITS
ABP2
T1
DB21
R12
R11
R10
DB22
DB23
R8
R9
RESERVED
LOCK
DETECT
PRECISION
TEST
MODE
BITS
ANTI-
BACKLASH
WIDTH
14-BIT REFERENCE COUNTER
XX
X
X = DON’T CARE
B
相關(guān)PDF資料
PDF描述
VI-21J-MW-S CONVERTER MOD DC/DC 36V 100W
VE-25R-IV CONVERTER MOD DC/DC 7.5V 150W
VE-B1J-MV-S CONVERTER MOD DC/DC 36V 150W
VI-25J-IV CONVERTER MOD DC/DC 36V 150W
VI-254-IV CONVERTER MOD DC/DC 48V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4001SP1BRU 制造商:Analog Devices 功能描述:- Rail/Tube
ADF4001SP1BRU-RL7 制造商:Analog Devices 功能描述:
ADF4001SP1BRUZ 制造商:Analog Devices 功能描述:
ADF4001SP1BRUZ-RL7 制造商:Analog Devices 功能描述:
ADF4002 制造商:AD 制造商全稱:Analog Devices 功能描述:Phase Detector/Frequency Synthesizer