- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄9112 > ADF4007BCPZ-RL (Analog Devices Inc)IC DIVIDER/PLL SYNTHESZR 20LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADF4007BCPZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 16/16頁(yè) |
| 文件大小： | 0K |
| 描述： | IC DIVIDER/PLL SYNTHESZR 20LFCSP |
| 標(biāo)準(zhǔn)包裝： | 5,000 |
| 類(lèi)型： | 時(shí)鐘/頻率合成器，RF |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時(shí)鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 是/無(wú) |
| 頻率 - 最大： | 7.5GHz |
| 除法器/乘法器： | 是/無(wú) |
| 電源電壓： | 2.7 V ~ 3.3 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤(pán)，CSP |
| 供應(yīng)商設(shè)備封裝： | 20-LFCSP-VQ |
| 包裝： | 帶卷 (TR) |
| 配用： | EVAL-ADF4007EBZ1-ND - BOARD EVALUATION FOR ADF4007EB1 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)
Data Sheet
ADF4007
Rev. B | Page 9 of 16
THEORY OF OPERATION
REFERENCE INPUT SECTION
The reference input stage is shown in Figure 9. SW1 and SW2
are normally closed switches. SW3 is normally open. When
power-down is initiated, SW3 is closed and SW1 and SW2 are
opened. This ensures that there is no loading of the REFIN pin
on power-down.
100k
NC
REFIN
NC
NO
SW1
SW2
BUFFER
SW3
TO R COUNTER
POWER-DOWN
CONTROL
04537-
015
Figure 9. Reference Input Stage
RF INPUT STAGE
The RF input stage is shown in Figure 10. It is followed by a
2-stage limiting amplifier to generate the CML clock levels
needed for the prescaler.
500
1.6V
500
AGND
BIAS
GENERATOR
RFINA
RFINB
AVDD
04537-
016
Figure 10. RF Input Stage
PRESCALER P
The prescaler, operating at CML levels, takes the clock from the
RF input stage and divides it down to a manageable frequency
for the PFD. The prescaler can be selected to be either 8, 16, 32,
or 64, and is effectively the N value in the PLL synthesizer. The
terms N and P are used interchangeably in this data sheet. N1
and N2 set the prescaler values. The prescaler value should be
chosen so that the prescaler output frequency is always less than
or equal to 120 MHz, the maximum specified PFD frequency.
Thus, with an RF frequency of 4 GHz, a prescaler value of 64 is
valid, but a value of 32 or less is not valid.
2
]
[
REFIN
VCO
f
N
f
×
=
R COUNTER
The R counter is permanently set to 2. It allows the input reference
frequency to be divided down by 2 to produce the reference clock
to the phase frequency detector (PFD).
PHASE FREQUENCY DETECTOR (PFD) AND
CHARGE PUMP
The PFD takes inputs from the R counter and the N counter
(prescaler, P) and produces an output proportional to the phase
and frequency difference between them. Figure 11 is a simplified
schematic. The PFD includes a fixed, 3 ns delay element that
controls the width of the antibacklash pulse. This pulse ensures
that there is no dead zone in the PFD transfer function and
minimizes phase noise and reference spurs.
LOGIC HI
D1
D2
Q1
Q2
CLR1
CLR2
CP
U1
U2
UP
DOWN
CPGND
U3
R DIVIDER
3ns
DELAY
N DIVIDER
VP
CHARGE
PUMP
04537-
017
LOGIC HI
Figure 11. PFD Simplified Schematic and Timing (In Lock)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADF4001BRU-REEL7 | IC CLOCK GEN PLL 16-TSSOP |
| CS2300CP-CZZR | IC CLK MULT CTRL PT LCO 10-MSOP |
| VE-2TL-IV | CONVERTER MOD DC/DC 28V 150W |
| VE-BWX-MV-S | CONVERTER MOD DC/DC 5.2V 150W |
| SY100EP58VKI TR | IC MUX DIFF 2:1 3.3V/5V 8-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4007BCPZ-RL7 | 功能描述:IC DIVIDER/PLL SYNTHESZR 20LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類(lèi)型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤(pán)，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱(chēng):SY58052UMGTRSY58052UMGTR-ND |
| ADF41020 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:The ADF41020 frequency synthesizer can be used to implement local oscillators as high as 18 GHz in the up conversion and down conversion sections of wireless receivers and transmitters. |
| ADF41020BCPZ | 制造商:Analog Devices 功能描述:PLL Synthesizer 20-Pin LFCSP EP Tray 制造商:Analog Devices 功能描述:18 GHZ MICROWAVE PLL SYNTHESIZER - Trays 制造商:Analog Devices 功能描述:IC DIVIDER/PLL SYNTHESZR 20LFCSP 制造商:Analog Devices 功能描述:IC, FREQ SYNTHESIZER, 18GHZ, 20LFCSP 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL 20GHz int-N PLL 制造商:Analog Devices 功能描述:PLL SYNTHESIZER, FREQUENCY, 18GHZ, LFCSP-20; PLL Type:Frequency Synthesis; Frequency:18GHz; Supply Current:27mA; Supply Voltage Min:2.85V; Supply Voltage Max:3.15V; Digital IC Case Style:LFCSP; No. of Pins:20; Package / Case:20-LFCSP 制造商:Analog Devices 功能描述:PLL SYNTHESIZER, FREQUENCY, 18GHZ, LFCSP-20; PLL Type:Frequency Synthesis; Frequency:18GHz; Supply Current:27mA; Supply Voltage Min:2.85V; Supply Voltage Max:3.15V; Digital IC Case Style:LFCSP; No. of Pins:20; Package / Case:20-LFCSP;RoHS Compliant: Yes 制造商:Analog Devices 功能描述:PHASE-LOCK-LOOP (PLL) |
| ADF41020BCPZ-RL7 | 制造商:Analog Devices 功能描述:PLL Synthesizer T/R 制造商:Analog Devices 功能描述:20GHZ INT-N PLL - Tape and Reel 制造商:Analog Devices 功能描述:IC DIVIDER/PLL SYNTHESZR 20LFCSP 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL 20GHz int-N PLL 制造商:Analog Devices Inc. 功能描述:Phase Locked Loops - PLL 18GHz int-N PLL 制造商:Analog Devices 功能描述:PHASE-LOCK-LOOP (PLL) |
| ADF4106 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:PLL Frequency Synthesizer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。