- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9101 > ADF4107BRU-REEL (Analog Devices Inc)IC PLL FREQ SYNTHESIZER 16-TSSOP PDF資料下載
參數(shù)資料
| 型號： | ADF4107BRU-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 15/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 16-TSSOP |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 類型： | 時鐘/頻率合成器，RF |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 2:1 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 7GHz |
| 除法器/乘法器： | 無/無 |
| 電源電壓： | 2.7 V ~ 3.3 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
ADF4107
Data Sheet
Rev. D | Page 4 of 20
Parameter
B Version1
B Chips2 (Typ)
Unit
Test Conditions/Comments
Phase Noise Performance12
@ VCO output
900 MHz Output13
93
dBc/Hz typ
@ 1 kHz offset and 200 kHz PFD frequency
6400 MHz Output14
76
dBc/Hz typ
@ 1 kHz offset and 200 kHz PFD frequency
6400 MHz Output15
83
dBc/Hz typ
@ 1 kHz offset and 1 MHz PFD frequency
Spurious Signals
900 MHz Output13
90/92
dBc typ
@ 200 kHz/400 kHz and 200 kHz PFD
frequency
6400 MHz Output14
65/70
dBc typ
@ 200 kHz/400 kHz and 200 kHz PFD
frequency
6400 MHz Output15
70/75
dBc typ
@ 1 MHz/2 MHz and 1 MHz PFD frequency
1 Operating temperature range (B version) is 40°C to +85°C.
2 The B chip specifications are given as typical values.
3 Use a square wave for lower frequencies, below the minimum stated.
4 This is the maximum operating frequency of the CMOS counters. The prescaler value should be chosen to ensure that the RF input is divided down to a frequency that
is less than this value.
5 AVDD = DVDD = 3 V.
6 AC-coupling ensures AVDD/2 bias.
7 Guaranteed by design. Sample tested to ensure compliance.
8 TA = 25°C; AVDD = DVDD = 3 V; P = 32; RFIN = 7.0 GHz.
9 TA = 25°C; AVDD = DVDD = 3.3 V; R = 16,383; A = 63; B = 891; P = 32; RFIN = 7.0 GHz.
10 The synthesizer phase noise floor is estimated by measuring the in-band phase noise at the output of the VCO and subtracting 20logN (where N is the N divider value)
and 10 log(FPFD). PNSYNTH = PNTOT – 20 logN 10 logFPFD.
11 The PLL phase noise is composed of 1/f (flicker) noise plus the normalized PLL noise floor. The formula for calculating the 1/f noise contribution at an RF frequency, fRF,
and at a frequency offset, f, is given by PN = PN1_f + 10 log(10 kHz/f) + 20 log(fRF/1 GHz). Both the normalized phase noise floor and flicker noise are modeled in
ADIsimPLL.
12 The phase noise is measured with the EV-ADF411xSD1Z evaluation board and the HP8562E spectrum analyzer. The spectrum analyzer provides the REFIN for the
synthesizer (fREFOUT = 10 MHz @ 0 dBm).
13 fREFIN = 10 MHz; fPFD = 200 kHz; offset frequency = 1 kHz; fRF = 900 MHz; N = 4500; loop BW = 20 kHz.
14 fREFIN = 10 MHz; fPFD = 200 kHz; offset frequency = 1 kHz; fRF = 6400 MHz; N = 32,000; loop BW = 20 kHz.
15 fREFIN = 10 MHz; fPFD = 1 MHz; offset frequency = 1 kHz; fRF = 6400 MHz; N = 6400; loop BW = 100 kHz.
TIMING CHARACTERISTICS
AVDD = DVDD = 3 V ± 10%, AVDD ≤ VP ≤ 5.5 V, AGND = DGND = CPGND = 0 V, RSET = 5.1 kΩ, dBm referred to 50 Ω, TA = TMAX to TMIN,
unless otherwise noted. 1
Table 2.
Parameter
Limit2 (B Version)
Unit
Test Conditions/Comments
t1
10
ns min
DATA to CLOCK setup time
t2
10
ns min
DATA to CLOCK hold time
t3
25
ns min
CLOCK high duration
t4
25
ns min
CLOCK low duration
t5
10
ns min
CLOCK to LE setup time
t6
20
ns min
LE pulse width
1 Guaranteed by design but not production tested.
2 Operating temperature range (B Version) is 40°C to +85°C.
03
33
8-
0
02
CLOCK
DB22
DB2
DATA
LE
t1
LE
DB23 (MSB)
t2
DB1 (CONTROL
BIT C2)
DB0 (LSB)
(CONTROL BIT C1)
t3
t4
t6
t5
Figure 2. Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-2TX-IV | CONVERTER MOD DC/DC 5.2V 150W |
| VE-27K-MW-S | CONVERTER MOD DC/DC 40V 100W |
| ADF4156BCPZ-RL7 | IC PLL FRAC-N FREQ SYNTH 20LFCSP |
| VI-2TW-IV | CONVERTER MOD DC/DC 5.5V 150W |
| ADF4360-9BCPZRL | IC SYNTHESIZER W/ADJ VCO 24LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4107BRU-REEL7 | 功能描述:IC PLL FREQ SYNTHESIZER 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4107BRUZ | 功能描述:IC PLL FREQ SYNTHESIZER 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無/無 頻率 - 最大:1GHz 除法器/乘法器:是/無 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP（0.175"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR |
| ADF4107BRUZ | 制造商:Analog Devices 功能描述:PLL FREQUENCY SYNTHESIZER ((NW)) |
| ADF4107BRUZ | 制造商:Analog Devices 功能描述:IC FREQ SYNTHESIZER |
| ADF4107BRUZ-REEL | 功能描述:IC PLL FREQ SYNTHESIZER 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。