參數(shù)資料
型號(hào): ADF4153BRU
廠商: Analog Devices Inc
文件頁(yè)數(shù): 22/24頁(yè)
文件大?。?/td> 0K
描述: IC SYNTH PLL RF F-N FREQ 16TSSOP
標(biāo)準(zhǔn)包裝: 96
類型: 分?jǐn)?shù) N 合成器(RF)
PLL:
輸入: CMOS,TTL
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 2:1
差分 - 輸入:輸出: 是/無(wú)
頻率 - 最大: 4GHz
除法器/乘法器: 無(wú)/是
電源電壓: 2.7 V ~ 3.3 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 16-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 16-TSSOP
包裝: 管件
配用: EVAL-ADF4153EBZ1-ND - BOARD EVAL FOR ADF4153
Data Sheet
ADF4153
Rev. F | Page 7 of 24
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
03685-
002
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
CP
CPGND
AGND
AVDD
RFINA
RFINB
RSET
DVDD
MUXOUT
LE
SDVDD
REFIN
DGND
CLK
DATA
VP
ADF4153
TOP VIEW
(Not to Scale)
Figure 3. TSSOP Pin Configuration
03685-
003
PIN 1
INDICATOR
1
CPGND
2
AGND
3
AGND
4
RFINB
5
RFINA
13 DATA
14 LE
15 MUXOUT
NOTES
1. THE LFCSP HAS AN EXPOSED PADDLE
THAT MUST BE CONNECTED TO GND.
12 CLK
11 SDVDD
6
A
V
DD
7
A
V
DD
8
RE
F
IN
10
DG
ND
9
DG
ND
18
V
P
19
R
SET
20
C
P
17
DV
DD
16
DV
DD
TOP VIEW
(Not to Scale)
ADF4153
Figure 4. LFCSP Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
TSSOP
Pin No.
LFCSP
Mnemonic
Description
1
19
RSET
Connecting a resistor between RSET and ground sets the maximum charge pump output current.
The relationship between ICP and RSET is
SET
CPMAX
R
I
5
.
25
=
where RSET = 5.1 kΩ and ICPMAX = 5 mA.
2
20
CP
Charge Pump Output. When enabled, CP provides ±ICP to the external loop filter, which in turn
drives the external VCO.
3
1
CPGND
Charge Pump Ground. This is the ground return path for the charge pump.
4
2, 3
AGND
Analog Ground. This is the ground return path of the prescaler.
5
4
RFINB
Complementary Input to the RF Prescaler. This pin should be decoupled to the ground plane
with a small bypass capacitor, typically 100 pF (see Figure 12).
6
5
RFINA
Input to the RF Prescaler. This small signal input is normally ac-coupled from the VCO.
7
6, 7
AVDD
Positive Power Supply for the RF Section. Decoupling capacitors to the digital ground plane should
be placed as close as possible to this pin. AVDD has a value of 3 V ± 10%. AVDD must have the same
voltage as DVDD.
8
REFIN
Reference Input. This is a CMOS input with a nominal threshold of VDD/2 and an equivalent input
resistance of 100 kΩ (see Figure 11). This input can be driven from a TTL or CMOS crystal oscillator,
or it can be ac-coupled.
9
9, 10
DGND
Digital Ground.
10
11
SDVDD
Σ-Δ Power. Decoupling capacitors to the digital ground plane should be placed as close as possible
to this pin. SDVDD has a value of 3 V ± 10%. SDVDD must have the same voltage as DVDD.
11
12
CLK
Serial Clock Input. The serial clock is used to clock in the serial data to the registers. The data is
latched into the shift register on the CLK rising edge. This input is a high impedance CMOS input.
12
13
DATA
Serial Data Input. The serial data is loaded MSB first; the two LSBs are the control bits. This input is
a high impedance CMOS input.
13
14
LE
Load Enable, CMOS Input. When LE is high, the data stored in the shift registers is loaded into one
of four latches; the latch is selected using the control bits.
14
15
MUXOUT
This multiplexer output allows either the RF lock detect, the scaled RF, or the scaled reference
frequency to be externally accessed.
15
16, 17
DVDD
Positive Power Supply for the Digital Section. Decoupling capacitors to the digital ground plane
should be placed as close as possible to this pin. DVDD has a value of 3 V ± 10%. DVDD must have
the same voltage as AVDD.
16
18
VP
Charge Pump Power Supply. This should be greater than or equal to VDD. In systems where VDD is 3 V,
it can be set to 5.5 V and used to drive a VCO with a tuning range of up to 5.5 V.
21
EP
Exposed Pad. The exposed paddle must be connected to GND.
相關(guān)PDF資料
PDF描述
IDT74CBTLV3126PGG8 IC BUS SW QUAD LV 14-TSSOP
ADF4118BRU IC SYNTH PLL RF 3.0GHZ 16-TSSOP
ADF4116BRU IC SYNTH PLL RF 550MHZ 16-TSSOP
VE-2T2-IV CONVERTER MOD DC/DC 15V 150W
VE-2T1-IV CONVERTER MOD DC/DC 12V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4153BRU-REEL 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Single 16-Pin TSSOP T/R
ADF4153BRU-REEL7 功能描述:IC PLL FREQ SYNTHESIZER 16-TSSOP RoHS:否 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ADF4153BRUZ 功能描述:IC SYNTH PLL RF F-N FREQ 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:1GHz 除法器/乘法器:是/無(wú) 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
ADF4153BRUZ 制造商:Analog Devices 功能描述:PHASE LOCK LOOP (PLL) IC
ADF4153BRUZ-RL 功能描述:IC FRACTION-N FREQ SYNTH 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND