參數(shù)資料
型號(hào): ADF4156BCPZ-RL
廠商: Analog Devices Inc
文件頁(yè)數(shù): 9/24頁(yè)
文件大?。?/td> 0K
描述: IC PLL FRAC-N FREQ SYNTH 20LFCSP
設(shè)計(jì)資源: Low-Noise Microwave fractional-N PLL using active loop filter and RF prescaler (CN0174)
標(biāo)準(zhǔn)包裝: 5,000
類型: 分?jǐn)?shù) N 合成器(RF)
PLL:
輸入: CMOS,TTL
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 2:1
差分 - 輸入:輸出: 是/無(wú)
頻率 - 最大: 6.2GHz
除法器/乘法器: 是/是
電源電壓: 2.7 V ~ 3.3 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 20-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 20-LFCSP-VQ
包裝: 帶卷 (TR)
Data Sheet
ADF4156
Rev. E | Page 17 of 24
RF SYNTHESIZER: A WORKED EXAMPLE
The following equation governs how the synthesizer should be
programmed:
RFOUT = [INT + (FRAC/MOD)] × [FPFD]
(3)
where:
RFOUT is the RF frequency output.
INT is the integer division factor.
FRAC is the fractionality.
MOD is the modulus.
The PFD frequency can be calculated as follows:
FPFD = REFIN × [(1 + D)/(R × (1 + T))]
(4)
where:
REFIN is the reference frequency input.
D is the RF REFIN doubler bit.
T is the reference divide-by-2 bit, which is set to 0 or 1.
R is the RF reference division factor.
For example, in a GSM 1800 system, 1.8 GHz RF frequency
output (RFOUT) is required, 13 MHz reference frequency input
(REFIN) is available, and 200 kHz channel resolution (fRES) is
required on the RF output.
MOD = REFIN/fRES
MOD = 13 MHz/200 kHz = 65
Therefore, from Equation 4,
FPFD = [13 MHz × (1 + 0)/1] = 13 MHz
(5)
1.8 GHz = 13 MHz × (INT + FRAC/65)
(6)
where INT = 138 and FRAC = 30.
MODULUS
The choice of modulus (MOD) depends on the reference signal
(REFIN) available and the channel resolution (fRES) required at
the RF output. For example, a GSM system with 13 MHz REFIN sets
the modulus to 65, resulting in the required RF output resolution
(fRES) of 200 kHz (13 MHz/65). With dither off, the fractional spur
interval depends on the modulus values chosen. See Table 7 for
more information.
REFERENCE DOUBLER AND REFERENCE DIVIDER
The on-chip reference doubler allows the input reference signal
to be doubled. This is useful for increasing the PFD comparison
frequency, which in turn improves the noise performance of the
system. Doubling the PFD frequency usually improves noise
performance by 3 dB. It is important to note that the PFD cannot
operate with frequencies greater than 32 MHz due to a limitation
in the speed of the Σ-Δ circuit of the N-divider.
The reference divide-by-2 divides the reference signal by 2,
resulting in a 50% duty cycle PFD frequency. This is necessary
for the correct operation of the cycle slip reduction (CSR)
function. See the Fast Lock Times section for more information.
12-BIT PROGRAMMABLE MODULUS
Unlike most other fractional-N PLLs, the ADF4156 allows the user
to program the modulus over a 12-bit range. Therefore, several
configurations of the ADF4156 are possible for an application by
varying the modulus value, the reference doubler, and the 5-bit
R-counter.
For example, consider an application that requires 1.75 GHz RF
and 200 kHz channel step resolution. The system has a 13 MHz
reference signal.
One possible setup is feeding the 13 MHz directly into the PFD
and programming the modulus to divide by 65. This results in
the required 200 kHz resolution.
Another possible setup is using the reference doubler to create
26 MHz from the 13 MHz input signal. The 26 MHz signal is then
fed into the PFD, which programs the modulus to divide by 130.
This setup also results in 200 kHz resolution, but offers superior
phase noise performance compared with the previous setup.
The programmable modulus is also useful for multistandard
applications. If a dual-mode phone requires PDC and GSM
1800 standards, the programmable modulus is a great benefit.
The PDC requires 25 kHz channel step resolution, whereas
GSM 1800 requires 200 kHz channel step resolution.
A 13 MHz reference signal can be fed directly into the PFD, and
the modulus can be programmed to 520 when in PDC mode
(13 MHz/520 = 25 kHz). However, the modulus must be
reprogrammed to 65 for GSM 1800 operation (13 MHz/65
= 200 kHz).
It is important that the PFD frequency remains constant (13 MHz).
This allows the user to design one loop filter that can be used in
both setups without running into stability issues. It is the ratio
of the RF frequency to the PFD frequency that affects the loop
design. By keeping this relationship constant, the same loop
filter can be used in both applications.
FAST LOCK TIMES WITH THE ADF4156
As mentioned in the Noise and Spur Mode section, the ADF4156
can be optimized for noise performance. However, in fast-locking
applications, the loop bandwidth needs to be wide; therefore,
the filter does not provide much attenuation of the spurs.
There are two methods of achieving a fast lock time for the
ADF4156: using cycle slip reduction or using dynamic bandwidth
switching mode. In both cases, the idea is to keep the loop band-
width narrow to attenuate spurs while obtaining a fast lock time.
Cycle slip reduction mode is the preferred technique because it
does not require modifications to the loop filter or optimization
of the timeout counter values and is therefore easier to implement.
相關(guān)PDF資料
PDF描述
VI-24F-IV CONVERTER MOD DC/DC 72V 150W
VE-272-MW-S CONVERTER MOD DC/DC 15V 100W
ISPPAC-CLK5304S-01T48C IC BUFFER FANOUT ISP UNIV 48TQFP
VI-24D-IV CONVERTER MOD DC/DC 85V 150W
VI-24B-IV CONVERTER MOD DC/DC 95V 150W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4156BCPZ-RL7 功能描述:IC PLL FRAC-N FREQ SYNTH 20LFCSP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ADF4156BCPZ-U1 制造商:Analog Devices 功能描述:FRACTIONAL-N SYNTH. W/FASTLOCK COUNTER - Trays
ADF4156BRUZ 功能描述:IC PLL FRAC-N FREQ SYNTH 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 頻率合成器 PLL:是 輸入:晶體 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:1 差分 - 輸入:輸出:無(wú)/無(wú) 頻率 - 最大:1GHz 除法器/乘法器:是/無(wú) 電源電壓:4.5 V ~ 5.5 V 工作溫度:-20°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-LSSOP(0.175",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-SSOP 包裝:帶卷 (TR) 其它名稱:NJW1504V-TE1-NDNJW1504V-TE1TR
ADF4156BRUZ-RL 功能描述:IC PLL FRAC-N FREQ SYNTH 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND
ADF4156BRUZ-RL7 功能描述:IC PLL FRAC-N FREQ SYNTH 16TSSOP RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤,16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND