參數(shù)資料
型號(hào)： ADF4211BRU
廠商： ANALOG DEVICES INC
元件分類： XO, clock
英文描述： Dual RF/IF PLL Frequency Synthesizers
中文描述： PLL FREQUENCY SYNTHESIZER, 2000 MHz, PDSO20
封裝： TSSOP-20
文件頁(yè)數(shù)： 10/20頁(yè)
文件大?。?/td> 251K
代理商： ADF4211BRU
REV. A
ADF4210/ADF4211/ADF4212/ADF4213
–10–
PHASE FREQUENCY DETECTOR (PFD) AND CHARGE
PUMP
The PFD takes inputs from the R counter and N counter and
produces an output proportional to the phase and frequency
difference between them. Figure 5 is a simpli
fi
ed schematic.
The PFD includes a
fi
xed-delay element that sets the width of
the antibacklash pulse. This is typically 3 ns. This pulse ensures
that there is no deadzone in the PFD transfer function and gives
a consistent reference spur level.
DELAY
U3
CLR2
Q2
D2
U2
CLR1
Q1
D1
CHARGE
PUMP
DOWN
UP
HI
HI
U1
R DIVIDER
N DIVIDER
CP OUTPUT
R DIVIDER
N DIVIDER
CP
CPGND
V
P
Figure 5. RF/IF PFD Simplified Schematic and Timing
(In Lock)
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF421x family allows the
user to access various internal points on the chip. The state of
MUXOUT is controlled by P3, P4, P11, and P12. See Tables
III and V. Figure 6 shows the MUXOUT section in block dia-
gram form.
DV
DD
MUXOUT
DGND
IF ANALOG LOCK DETECT
IF R COUNTER OUTPUT
IF N COUNTER OUTPUT
IF/RF ANALOG LOCK DETECT
RF R COUNTER OUTPUT
RF N COUNTER OUTPUT
RF ANALOG LOCK DETECT
DIGITAL LOCK DETECT
CONTROL
MUX
Figure 6. MUXOUT Circuit
Lock Detect
MUXOUT can be programmed for two types of lock detect:
Digital Lock Detect and Analog Lock Detect. Digital Lock
Detect is active high. It is set high when the phase error on three
consecutive Phase Detector cycles is less than 15 ns. It will stay
set high until a phase error of greater than 25 ns is detected on
any subsequent PD cycle. The N-channel open-drain analog
lock detect should be operated with an external pull-up resistor
of 10 k
nominal. When lock has been detected, it is high with
narrow low-going pulses.
RF/IF INPUT SHIFT REGISTER
The ADF421x family digital section includes a 24-bit input shift
register, a 14-bit IF R counter and a 18-bit IF N counter, com-
prising a 6-bit IF A counter and a 12-bit IF B counter. Also
present is a 14-bit RF R counter and an 18-bit RF N counter,
comprising a 6-bit RF A counter and a 12-bit RF B counter.
Data is clocked into the 24-bit shift register on each rising edge
of CLK. The data is clocked in MSB
fi
rst. Data is transferred
from the shift register to one of four latches on the rising edge of
LE. The destination latch is determined by the state of the two
control bits (C2, C1) in the shift register. These are the two LSBs
DB1, DB0 as shown in the timing diagram of Figure 1. The
truth table for these bits is shown in Table VI. Table I shows a
summary of how the latches are programmed.
Table I. C2, C1 Truth Table
Control Bits
C2
C1
Data Latch
0
0
1
1
0
1
0
1
IF R Counter
IF AB Counter (A and B)
RF R Counter
RF AB Counter (A and B)
相關(guān)PDF資料
PDF描述
ADF4212BCP Dual RF/IF PLL Frequency Synthesizers
ADF4212BRU Dual RF/IF PLL Frequency Synthesizers
ADF4213 Dual RF/IF PLL Frequency Synthesizers
ADF4213BCP Dual RF/IF PLL Frequency Synthesizers
ADF4213BRU Dual RF/IF PLL Frequency Synthesizers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4212 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual RF/IF PLL Frequency Synthesizers
ADF4212BCP 制造商:Analog Devices 功能描述:PLL FREQ SYNTHESIZER DUAL UP TO 200MHZ 20LFCSP EP - Bulk
ADF4212BRU 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 20-Pin TSSOP
ADF4212BRU-REEL 制造商:Analog Devices 功能描述:PLL Frequency Synthesizer Dual 20-Pin TSSOP T/R
ADF4212BRU-REEL7 制造商:Rochester Electronics LLC 功能描述:DUAL PLL,3.0/0.5GHZ I.C - Tape and Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*