- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9223 > ADF4252BCPZ (Analog Devices Inc)IC PLL FREQ SYNTHESIZER 24-LFCSP PDF資料下載
參數(shù)資料
| 型號： | ADF4252BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 16/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL FREQ SYNTHESIZER 24-LFCSP |
| 標準包裝： | 1 |
| 類型： | 時鐘/頻率合成器（RF/IF），分數(shù)-N，整數(shù)-N， |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | 時鐘 |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 3:2 |
| 差分 - 輸入:輸出： | 是/無 |
| 頻率 - 最大： | 3GHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 2.7 V ~ 3.3 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 24-LFCSP-VQ（4x4） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 551 (CN2011-ZH PDF) |
| 配用： | EVAL-ADF4252EBZ2-ND - BOARD EVAL ADF4252 NO VCO/FILTER |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. B
ADF4252
–23–
IF Counter Reset
DB3 is the IF counter reset bit for the ADF4252. When this is
1, the IF synthesizer counters are held in reset. For normal
operation, this bit should be 0.
IF Charge Pump Three-State
This bit puts the IF charge pump into three-state mode when pro-
grammed to a 1. It should be set to 0 for normal operation.
IF Power-Down
DB5 on the ADF4252 provides the programmable power-down
mode. Setting this bit to a 1 will perform a power-down on the IF
section. Setting this bit to 0 will return the section to normal
operation. While in software power-down, the part will retain all
information in its registers. Only when supplies are removed will
the register contents be lost.
When a power-down is activated, the following events occur:
1. All active IF dc current paths are removed.
2. The IF synthesizer counters are forced to their load state
conditions.
3. The IF charge pump is forced into three-state mode.
4. The IF digital lock detect circuitry is reset.
5. The IFIN input is debiased.
6. The input register remains active and capable of loading and
latching data.
IF Phase Detector Polarity
DB7 in the ADF4252 sets the IF phase detector polarity. When
the VCO characteristics are positive, this should be set to 1.
When they are negative, it should be set to 0.
IF Charge Pump Current Setting
DB8, DB9, and DB10 set the IF charge pump current setting.
This should be set to whatever charge pump current the loop
filter has been designed with (see Table VII).
IF Test Modes
These bits should be set to [0, 0] for normal operation.
RF Phase Resync
Setting the phase resync bits [15, 14, 11] to [1, 1, 1] enables
the phase resync feature. With a fractional modulus of M, a
fractional-N PLL can settle with any one of (2
)/M valid
phase offsets with respect to the reference input. This is different
to integer-N (where the RF output always settles to the same
static phase offset with respect to the input reference, which is
zero ideally) but does not matter in most applications where all
that is required is consistent frequency lock.
For applications where a consistent phase relationship between
the output and reference is required (i.e., digital beamforming),
the ADF4252 fractional-N synthesizer can be used with the phase
resync feature enabled. This ensures that if the user programs
the PLL to jump from Frequency (and Phase) A to Frequency
(and Phase) B and back again to Frequency A, the PLL will return
to the original phase (Phase A).
When enabled, it will activate every time the user programs
Register R0 or R1 to set a new output frequency. However if a
cycle slip occurs in the settling transient after the phase re-resync
operation, the phase resync will be lost. This can be avoided by
delaying the resync activation until the locking transient is close
to its final frequency. In the IF R divider register, Bits R5[17–3]
are used to set a time interval from when the new channel is pro-
grammed to the time the resync is activated. Although the time
interval resolution available from the 15-bit IF R register is one
REFIN clock cycle, IF R should be programmed to be a value that
is an integer multiple of the programmed MOD value to set a
time interval that is at least as long as the RF PLL loop’s lock time.
For example, if REFIN = 26 MHz, MOD = 130 to give 200 kHz
output steps (FRES), and the RF loop has a settling time of 150
s,
then IF_R should be programmed to 3900, as
26
150
3900
MHz
s
×=
Note that if it is required to use the IF synthesizer with phase
resync enabled on the RF synth, the IF synth must operate with
a PFD frequency of 26 MHz/3900. In an application where the
IF synth is not required, the user should ensure that Registers
R4 and R6 are not programmed so that the rest of the IF circuitry
remains in power-down.
DEVICE PROGRAMMING AFTER INITIAL POWER-UP
After initially applying power to the supply pins, there are three
ways to operate the device.
RF and IF Synthesizers Operational
All registers must be written to when powering up both the RF
and IF synthesizer.
RF Synthesizer Operational, IF Power-Down
It is necessary to write only to Registers R3, R2, R1, and R0
when powering up the RF synthesizer only. The IF side will
remain in power-down until Registers R6, R5, R4, and R3 are
written to.
IF Synthesizer Operational, RF Power-Down
It is necessary to write to only Registers R6, R5, R4, and R3 when
powering up the IF synthesizer only. The RF side will remain in
power-down until registers R3, R2, R1, and R0 are written to.
RF Synthesizer: An Example
The RF synthesizer should be programmed as follows:
RF
INT
FRAC
MOD
F
OUT
PFD
=+
×
(4)
where RFOUT = the RF frequency output, INT = the integer division
factor, FRAC = the fractionality, and MOD = the modulus.
F
REF
D
R
PFD
IN
=×
+
1
(5)
where REFIN = the reference frequency input, D = the RF
REFIN doubler bit, and R = the RF reference division factor.
For example, in a GSM 1800 system where 1.8 GHz RF frequency
output (RFOUT) is required, a 13 MHz reference frequency input
(REFIN) is available and a 200 kHz channel resolution (FRES) is
required on the RF output.
MOD
REF
F
MOD
IN
RES
=
==
13
200
65
MHz
kHz
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27473E24F35PC | CONN PLUG 128POS STRAIGHT W/PINS |
| ADG3247BCPZ | IC SW BUS 2.5-3.3V 16BIT 40LFCSP |
| MS27473E24F35PB | CONN PLUG 128POS STRAIGHT W/PINS |
| ADG3247BRU-REEL7 | IC SW BUS 2.5/3.3V 16BIT 38TSSOP |
| MS3106E32-76P | CONN PLUG 19POS STRAIGHT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADF4252BCPZ-R7 | 功能描述:IC PLL FREQ SYNTHESIZER 24LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4252BCPZ-RL | 功能描述:IC PLL FREQ SYNTHESIZER 24LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:1,000 系列:Precision Edge® 類型:時鐘/頻率合成器 PLL:無 輸入:CML，PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無/無 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤，16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?（3x3） 包裝:帶卷 (TR) 其它名稱:SY58052UMGTRSY58052UMGTR-ND |
| ADF4350 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Wideband Synthesizer with Integrated VCO |
| ADF4350ABCPZ | 制造商:Analog Devices 功能描述:F-N WITH HIGH PERFORMANCE INTEGRATED VCO - Trays |
| ADF4350ABCPZ-RL7 | 制造商:Analog Devices 功能描述:F-N WITH HIGH PERFORMANCE INTE 制造商:Analog Devices 功能描述:F-N WITH HIGH PERFORMANCE INTEGRATED VCO - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復。