參數(shù)資料
型號(hào): ADF4360-5BCPZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 8/24頁(yè)
文件大?。?/td> 0K
描述: IC SYNTHESIZER VCO 24-LFCSP
標(biāo)準(zhǔn)包裝: 1
類(lèi)型: 扇出配送,整數(shù)-N,合成器(RF)
PLL:
輸入: CMOS,TTL
輸出: 時(shí)鐘
電路數(shù): 1
比率 - 輸入:輸出: 1:2
差分 - 輸入:輸出: 無(wú)/無(wú)
頻率 - 最大: 1.4GHz
除法器/乘法器: 是/無(wú)
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 24-VFQFN 裸露焊盤(pán),CSP
供應(yīng)商設(shè)備封裝: 24-LFCSP-VQ(4x4)
包裝: 托盤(pán)
產(chǎn)品目錄頁(yè)面: 551 (CN2011-ZH PDF)
ADF4360-5
Data Sheet
Rev. B | Page 16 of 24
POWER-UP
Power-Up Sequence
The correct programming sequence for the ADF4360-5 after
power-up is:
1. R counter latch
2. Control latch
3. N counter latch
Initial Power-Up
Initial power-up refers to programming the part after the
application of voltage to the AVDD, DVDD, VVCO, and CE pins. On
initial power-up, an interval is required between programming
the control latch and programming the N counter latch.
This interval is necessary to allow the transient behavior of the
ADF4360-5 during initial power-up to have settled. During
initial power-up, a write to the control latch powers up the part
and the bias currents of the VCO begins to settle. If these cur-
rents have not settled to within 10% of their steady-state value
and if the N counter latch is then programmed, the VCO may
not be able to oscillate at the desired frequency, which does not
allow the band select logic to choose the correct frequency band
and the ADF4360-5 may not achieve lock. If the recommended
interval is inserted and the N counter latch is programmed, the
band select logic can choose the correct frequency band and the
part locks to the correct frequency.
The duration of this interval is affected by the value of the ca-
pacitor on the CN pin (Pin 14). This capacitor is used to reduce
the close-in noise of the ADF4360-5 VCO. The recommended
value of this capacitor is 10 F. Using this value requires an in-
terval of ≥ 5 ms between the latching in of the control latch bits
and latching in of the N counter latch bits. If a shorter delay is
required, this capacitor can be reduced. A slight phase noise
penalty is incurred by this change, which is explained further in
Table 10. CN Capacitance vs. Interval and Phase Noise
CN Value
Recommended Interval between Control Latch and N Counter Latch
Open-Loop Phase Noise @ 10 kHz Offset
10 F
≥ 5 ms
88 dBc
440 nF
≥ 600 s
87 dBc
CLOCK
POWER-UP
DATA
LE
R COUNTER
LATCH DATA
CONTROL
LATCH DATA
N COUNTER
LATCH DATA
REQUIRED INTERVAL
CONTROL LATCH WRITE TO
N COUNTER LATCH WRITE
04439-020
Figure 16. ADF4360-5 Power-Up Timing
相關(guān)PDF資料
PDF描述
X9317ZM8Z-2.7 IC XDCP SGL 100TAP 1K 8-MSOP
VE-24F-MW CONVERTER MOD DC/DC 72V 100W
ADF4360-1BCPZ IC SYNTHESIZER VCO 24-LFCSP
VE-24B-MX-B1 CONVERTER MOD DC/DC 95V 75W
VE-J1Z-MZ-S CONVERTER MOD DC/DC 2V 10W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADF4360-5BCPZ 制造商:Analog Devices 功能描述:VOLTAGE CONTROLLED OSCILLATOR, 1.4GHZ, L
ADF4360-5BCPZKL1 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
ADF4360-5BCPZRL 功能描述:IC SYNTHESIZER VCO 24LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類(lèi)型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤(pán),16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱(chēng):SY58052UMGTRSY58052UMGTR-ND
ADF4360-5BCPZRL7 功能描述:IC SYNTHESIZER VCO 24LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:Precision Edge® 類(lèi)型:時(shí)鐘/頻率合成器 PLL:無(wú) 輸入:CML,PECL 輸出:CML 電路數(shù):1 比率 - 輸入:輸出:2:1 差分 - 輸入:輸出:是/是 頻率 - 最大:10.7GHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-VFQFN 裸露焊盤(pán),16-MLF? 供應(yīng)商設(shè)備封裝:16-MLF?(3x3) 包裝:帶卷 (TR) 其它名稱(chēng):SY58052UMGTRSY58052UMGTR-ND
ADF4360-6 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:400 MHz to 6 GHz Broadband Quadrature Modulator