![](http://datasheet.mmic.net.cn/Analog-Devices-Inc/ADG426BN_datasheet_96101/ADG426BN_4.png)
ADG406/ADG407/ADG426
Rev. B | Page 4 of 20
SPECIFICATIONS
DUAL SUPPLY
VDD = +15 V ± 10%, VSS = 15 V ± 10%, GND = 0 V, unless otherwise noted.
Table 1.
+25°C
40°C to +85°C
Unit
Test Conditions/Comments
ANALOG SWITCH
Analog Signal Range
VSS to VDD
V
RON
50
Ω typ
VD = ±10 V, IS = 1 mA
80
125
Ω max
VDD = +13.5 V, VSS = 13.5 V
RON Match
4
Ω typ
VD = 0 V, IS = 1 mA
LEAKAGE CURRENTS
VDD = +16.5 V, VSS = 16.5 V
Source Off Leakage IS (Off)
±0.5
±20
nA max
Drain Off Leakage ID (Off )
ADG406, ADG426
±1
±20
nA max
ADG407
±1
±20
nA max
Channel On Leakage ID, IS (On)
ADG406, ADG426
±1
±20
nA max
ADG407
±1
±20
nA max
DIGITAL INPUTS
Input High Voltage, VINH
2.4
V min
Input Low Voltage, VINL
0.8
V max
Input Current
IINL or IINH
±1
μA max
VIN = 0 or VDD
CIN, Digital Input Capacitance
8
pF typ
f = 1 MHz
tTRANSITION
120
ns typ
RL = 300 Ω, CL = 35 pF; V1 = ±10 V, V2 = +10 V; see Figure 29 150
250
ns max
Break Before Make Delay, tOPEN
10
ns min
RL = 300 Ω, CL = 35 pF; VS = +5 V, see Figure 30 tON (EN, WR)
120
175
ns typ
RL = 300 Ω, CL = 35 pF; VS = 5 V, see Figure 31 160
225
ns max
tOFF (EN, RS)
110
130
ns typ
RL = 300 Ω, CL = 35 pF; VS = 5 V, see Figure 31 150
180
ns max
ADG426 Only
tW, Write Pulse Width
100
ns min
tS, Address, Enable Setup Time
100
ns min
tH, Address, Enable Hold Time
10
ns min
tRS, Reset Pulse Width
100
ns min
VS = +5 V
Charge Injection
8
pC typ
VS = 0 V, RS = 0 Ω, CL = 1 nF;
Off Isolation
75
dB typ
RL = 1 k Ω, f = 100 kHz;
Channel-to-Channel Crosstalk
85
dB typ
CS (Off )
5
pF typ
f = 1 MHz
CD (Off )
f = 1 MHz
ADG406, ADG426
50
pF typ
ADG407
25
pF typ
CD, CS (On)
f = 1 MHz
ADG406, ADG426
60
pF typ
ADG407
40
pF typ