- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11240 > ADG739BRUZ-REEL (Analog Devices Inc)IC MUX/DEMUX DUAL 4X1 16TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | ADG739BRUZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 7/20頁(yè) |
| 文件大小： | 0K |
| 描述： | IC MUX/DEMUX DUAL 4X1 16TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Switch Fundamentals |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 功能： | 多路復(fù)用器/多路分解器 |
| 電路： | 2 x 4:1 |
| 導(dǎo)通狀態(tài)電阻： | 4.5 歐姆 |
| 電壓電源： | 單電源 |
| 電壓 - 電源，單路/雙路(±)： | 2.7 V ~ 5.5 V |
| 電流 - 電源： | 10µA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
Data Sheet
ADG738/ADG739
Rev. A | Page 15 of 20
THEORY OF OPERATION
and dual 4-channel matrix switches, respectively. While provid-
ing the normal multiplexing and demultiplexing functions,
these parts also provide the user with more flexibility as to
where their signal may be routed. Each bit of the 8-bit serial
word corresponds to one switch of the part. A Logic 1 in the
particular bit position turns on the switch, while a Logic 0 turns
the switch off. Because each switch is independently controlled
by an individual bit, this provides the option of having any, all,
or none of the switches on. This feature may be particularly
useful in the demultiplexing application where the user may
wish to direct one signal from the drain to a number of outputs
(sources). Take care, however, in the multiplexing situation
where a number of inputs may be shorted together (separated
only by the small on resistance of the switch).
When changing the switch conditions, a new 8-bit word is
written to the input shift register. Some of the bits may be the
same as the previous write cycle, as the user may not wish to
change the state of some switches. To minimize glitches on the
output of these switches, the part cleverly compares the state of
switches from the previous write cycle. If the switch is already
in the on condition, and is required to stay on, there will be
minimal glitches on the output of the switch.
POWER-ON RESET
During device power-up, all switches will be in the off condi-
tion and the internal input shift register is filled with zeros and
remains so until a valid write takes place.
SERIAL INTERFACE
(SYNC, SCLK, and DIN), which is compatible with SPI, QSPI,
MICROWIRE interface standards and most DSPs. Figure 3
shows the timing diagram of a typical write sequence.
Data is written to the 8-bit input shift register via DIN under
the control of the SYNC and SCLK signals. Data may be written
to the input shift register in more or less than eight bits. In each
case, the input shift register retains the last eight bits that were
written.
When SYNC goes low, the input shift register is enabled. Data
from DIN is clocked into the input shift register on each falling
edge of SCLK. Each bit of the 8-bit word corresponds to one of
the eight switches. Figure 26 shows the contents of the input
shift register. Data appears on the DOUT pin on the rising edge
of SCLK suitable for daisy-chaining, delayed, of course, by eight
bits. When all eight bits have been written into the shift register,
the SYNC line is brought high again. The switches are updated
with the new configuration and the input shift register is
disabled. With SYNC held high, any further data or noise
on the DIN line has no effect on the shift register.
Figure 26. Input Shift Register Contents
MICROPROCESSOR INTERFACING
a serial bus that uses a standard protocol compatible with
microcontrollers and DSP processors. The communications
channel is a 3-wire (minimum) interface consisting of a
clock signal, a data signal, and a synchronization signal.
data valid on the falling edge of SCLK.
Data from the previous write cycle is available on the DOUT
pin. The following sections illustrate simple 3-wire interfaces
with popular microcontrollers and DSPs.
21xx is shown in Figure 27. In the interface example shown,
SPORT0 is used to transfer data to the matrix switch. The
SPORT control register should be configured as follows:
internal clock operation, alternate framing mode; active low
framing signal.
Transmission is initiated by writing a word to the Tx register
after the SPORT has been enabled. As the data is clocked out of
the DSP on the rising edge of SCLK, no glue logic is required to
interface the DSP to the matrix switch. The update of each switch
condition takes place automatically when TFS is taken high.
Figure 27. ADSP-21xx to ADG738/ADG739 Interface
S8
S7
S6
S5
S4
S3
S2
S1
DB0 (LSB)
DB7 (MSB)
DATA BITS
10758-
019
SCLK
DIN
SYNC
TFS
DT
SCLK
ADSP-21xx*
*ADDITIONAL PINS OMITTED FOR CLARITY.
ADG738/
ADG739
10758-
020
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DEA1X3D561JA3B | CAP CER 560PF 2KV 5% RADIAL |
| RPER71H335K3M1C60A | CAP CER 3.3UF 50V 10% RADIAL |
| ADG774BRZ-REEL | IC MUX/DEMUX QUAD 2X1 16SOIC |
| DECB33J681KC4B | CAP CER 680PF 6.3KV 10% RADIAL |
| RPER71H684K3S1C03A | CAP CER 0.68UF 50V 10% RADIAL |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADG739BRUZ-REEL7 | 功能描述:IC MUX/DEMUX DUAL 4X1 16TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 模擬開(kāi)關(guān)，多路復(fù)用器，多路分解器 系列:- 特色產(chǎn)品:MicroPak? 標(biāo)準(zhǔn)包裝:1 系列:- 功能:開(kāi)關(guān) 電路:2 x SPST - NC 導(dǎo)通狀態(tài)電阻:500 毫歐 電壓電源:單電源 電壓 - 電源，單路/雙路(±):1.4 V ~ 4.3 V 電流 - 電源:150nA 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-XFDFN 供應(yīng)商設(shè)備封裝:8-XSON，SOT833-1 （1.95x1） 包裝:Digi-Reel® 其它名稱:568-5557-6 |
| ADG741 | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS Low Voltage 2ohm SPST Switches in SC70 Packages |
| ADG741BKS | 制造商:AD 制造商全稱:Analog Devices 功能描述:CMOS Low Voltage 2ohm SPST Switches in SC70 Packages |
| ADG741BKS-R2 | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述: |
| ADG741BKS－REEL | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。