- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17081 > ADS1259EVM-PDK (Texas Instruments)KIT PERFORMANCE DEMO FOR ADS1259 PDF資料下載
參數(shù)資料
| 型號(hào)： | ADS1259EVM-PDK |
| 廠商： | Texas Instruments |
| 文件頁(yè)數(shù)： | 5/48頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | KIT PERFORMANCE DEMO FOR ADS1259 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 14k |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 工作溫度： | -40°C ~ 125°C |
| 已用 IC / 零件： | ADS1259 |
| 已供物品： | 2 個(gè)板，文檔，軟件 |
| 其它名稱： | 296-30635 ADS1259EVM-PDK-ND |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)
2nd-Order
2nd-Stage
DS
2nd-Order
1st-Stage
DS
AnalogInput(V )
IN
4th-OrderModulator
ToDigitalFilter
f
=f
MOD
CLK/8
ln
FSR
RMSNoise
ln(2)
ENOB=
SBAS424D
– JUNE 2009 – REVISED AUGUST 2011
NOISE PERFORMANCE
MODULATOR
The ADS1259 offers excellent noise performance that
The
high-performance
modulator
is
an
can be optimized by adjusting the data rate and by
inherently-stable, fourth-order,
ΔΣ, 2 + 2 pipelined
selection of the digital filter mode. As the averaging is
structure, as shown in Figure 33. It shifts the
increased by reducing the data rate, the noise drops
quantization noise to a higher frequency (out of the
correspondingly.
Additionally,
because
the
sinc2
passband) where digital filtering can easily remove it.
digital filter provides more filtering than the sinc1
digital filter, sinc2 provides lower noise conversions.
Table 1 shows the noise as a function of data rate
and filter mode.
Table 1 expresses typical noise data in several ways:
RMS noise, effective number of bits (ENOB), and
noise-free bits. ENOB is calculated from Equation 1:
Figure 33. Fourth-Order Modulator
Where:
FSR = 2VREF
(1)
The modulator first stage converts the analog input
voltage into a pulse-code modulated (PCM) stream.
The calculation of noise-free bits uses the same
When the level of differential analog input (AINP
–
formula as Equation 1, except that the peak-to-peak
AINN) is near the level of the reference voltage
noise value is used instead of RMS noise.
(VREFP
– VREFN), the 1s density of the PCM data
stream is at its highest. When the level of the
ADC
differential analog input is near zero, the PCM 0s and
1s densities are nearly equal. At the two extremes of
The analog-to-digital converter (ADC) section of the
the analog input levels (+FS and
–FS), the 1s density
ADS1259 is composed of two blocks: a high accuracy
of the PCM streams are approximately +90% and
modulator and a programmable digital filter.
+10%, respectively.
The modulator second stage produces a 1s density
data stream designed to cancel the quantization
noise of the first stage. The data streams of the two
stages are then combined in the digital filter stage.
Table 1. Typical Noise Data vs Data Rate and Digital Filter(1)
SINC1 DIGITAL FILTER
SINC2 DIGITAL FILTER
DATA
RATE
SAMPLE
NOISE
ENOB
NOISE-
NOISE
ENOB
NOISE-
(SPS)
SIZE(2)
(
μVRMS)
(
μVPP)
(RMS)
FREE BITS
(
μVRMS)
(
μVPP)
(RMS)
FREE BITS
10
128
0.5
1.8
23.3
21.4
0.45
1.6
23.4
21.6
16.6
256
0.55
2.4
23.1
21.0
0.5
2
23.3
21.3
50
512
0.65
3.5
22.9
20.4
0.6
3
23.0
20.7
60
512
0.7
4
22.8
20.3
0.65
3.5
22.9
20.4
400
4096
1.4
9.5
21.8
19.0
1.2
8.3
22.0
19.2
1200
8192
2.3
17
21.1
18.2
2
14
21.3
18.4
3600
8192
3.9
32
20.3
17.3
3.4
27
20.5
17.5
14400
8192
6.2
50
19.6
16.6
(3)
(1)
Noise data taken with shorted analog inputs and internal 2.5V reference using the circuit of Figure 64.
(2)
Data sample sizes used for analysis.
(3)
Same as sinc1 mode.
Copyright
2009–2011, Texas Instruments Incorporated
13
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ECC18DRES | CONN EDGECARD 36POS .100 EYELET |
| V24C5E125BL | CONVERTER MOD DC/DC 5V 125W |
| EVAL-AD5629RSDZ | BOARD EVAL FOR AD5629 |
| ADR292GRUZ-REEL7 | IC VREF SRS PREC 4.096V 8-TSSOP |
| ECC19DREN | CONN EDGECARD 38POS .100 EYELET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS1259EVM-PDK | 制造商:Texas Instruments 功能描述:DEVELOPMENT TOOL |
| ADS1259IPW | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Low-Noise 14kSPS 24B ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1259IPW | 制造商:Texas Instruments 功能描述:A/D CONVERTER (A-D) IC |
| ADS1259IPWR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Low-Noise 14kSPS 24B ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS1259QPWRQ1 | 功能描述:24 Bit Analog to Digital Converter 1 Input 1 Sigma-Delta 20-TSSOP 制造商:texas instruments 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:14k 輸入數(shù):1 輸入類型:差分，單端 數(shù)據(jù)接口:SPI 配置:ADC 無線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):三角積分 參考類型:外部 電壓 - 電源，模擬:5V 電壓 - 電源，數(shù)字:2.7 V ~ 5.25 V 特性:PGA 工作溫度:-40°C ~ 105°C 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:20-TSSOP 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。