參數(shù)資料
型號(hào)： ADS5102
廠商： Texas Instruments, Inc.
元件分類： 基準(zhǔn)電壓源/電流源
英文描述： 1.8-V ANALOG SUPPLY, 10-BIT, 65/40 MSPS ADC WITH INTERNAL REFERENCE
中文描述： 1.8V模擬電源，10位，65/40 MSPS 模擬 - 數(shù)字轉(zhuǎn)換器具有內(nèi)部參考
文件頁(yè)數(shù)： 10/23頁(yè)
文件大?。?/td> 334K
代理商： ADS5102
ADS5102
ADS5103
SLAS351B – OCTOBER 2001 – REVISED DECEMBER 2001
18
www.ti.com
PRINCIPLES OF OPERATION
digital outputs
The outputs of the ADS5102/3 are also CMOS and are programmable for either 3.3 V or 1.8 V CMOS logic
levels. This is controlled by the DRVDD supply. Either 3.3 V or 1.8 V can be applied to DRVDD with excellent
results. The output format is offset binary with D0 (LSB) and D9 (MSB). See Table 1 for output coding with a
differential input signal applied. There is a 5.5 clock latency from the sampling to valid data output on D0–D9.
The outputs can be placed into active mode by taking OE low or 3-state by taking OE high. The timing relations
between OE and output bus enable/disable times are shown in the timing diagram (refer to page 7). The
capacitive loading on the digital outputs is very important to achieve best performance. The total load
capacitance is typically made up of two sources, next stage input capacitance and PWB etch run capacitance.
The total capacitance of these two loads should be held to less than 15 pF. If for some reason, this cannot be
met, it is recommended to use logic buffers such as ‘244 placed physically very close to the ADC output. This
isolates the ADC output from the load capacitance and performance specs are achieved. Another technique
is to place a small resistor in series with the outputs. This resistance dampens the current spikes into the
capacitive loads and thus improve ADC performance. The value of this resistor varies with sampling rate but
generally 22
is a good value. Again this depends on the load capacitance.
The digital output of these devices is offset binary and follows the following format.
Table 1. Output Coding
ANALOG INPUT
SIGNAL VOLTAGE
STEP
DIGITAL OUTPUT CODE
ANALOG INPUT
IN +
SIGNAL VOLTAGE
IN –
STEP
MSB
LSB
REFT
REFB
1023
1
(REFT – REFB) / 2
512
1
0
511
0
1
REFB
REFT
0
Where there is either an internal voltage reference or an external voltage reference applied to the REFT and REFB pins.
driving the analog input
Since many real world signals are single ended and most modern high speed ADC’s employ differential inputs,
it is necessary in many cases to perform single ended to differential conversion prior to the ADC. Also, the ADC
performs optimally if a differential signal is applied to the inputs. In some cases, signal conditioning is required
in the form of the amplification or filtering. The two preferred techniques for driving the ADC input are: 1) With
an active amplifier specifically designed to drive ADC’s; 2) With an RF transformer.
driving the analog input with a differential amplifier
Texas Instruments has developed a family of high quality operational amplifiers that have been designed
specifically for driving the input stage of modern ADC’s. These devices allow for amplification and filtering prior
to the ADC. This stage can be used to set the maximum signal voltage to match the full scale input of the ADC.
The best solution for driving the ADS5102/3 ADC’s is the THS4501 amplifier. Figure 31 shows how to use this
device with a gain of 2. The ADC common mode output voltage can be directly connected to the op amp to
provide the proper levels. The THS4501 provides optimum matching of op amp output to the input of the
ADS5102/3. This configuration provides signal amplification, filtering, and single-ended to differential
conversion. It is recommended to provide de-coupling capacitors of 0.1
F and 0.001 F on the CML output.
This filters out any high frequency noise prior the ADC input.
相關(guān)PDF資料
PDF描述
ADS5102EVM 1.8-V ANALOG SUPPLY, 10-BIT, 65/40 MSPS ANALOG-TO-DIGITAL CONVERTERS WITH INTERNAL REFERENCE
ADS5102IPFB 1.8-V ANALOG SUPPLY, 10-BIT, 65/40 MSPS ANALOG-TO-DIGITAL CONVERTERS WITH INTERNAL REFERENCE
AK4101AVQ QUAD OUTPUTS 192KHZ 24 BIT DIT
AD567 CORRECTION TO CASE OUTLINE DIMENSION
A42MX36-1BG100 40MX and 42MX FPGA Families
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADS5102CPFB 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10 Bit 65MSPS 1.8V Int/Ext Ref w/Pwrdwn RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS5102CPFBG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10 Bit 65MSPS 1.8V Int/Ext Ref w/Pwrdwn RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS5102CPFBR 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10 Bit 65MSPS 1.8V Int/Ext Ref w/Pwrdwn RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS5102CPFBRG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10 Bit 65MSPS 1.8V Int/Ext Ref w/Pwrdwn RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
ADS5102EVM 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開(kāi)發(fā)工具 ADS5102 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*