- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄352475 > ADS5102CPFBR (Texas Instruments, Inc.) 1.8-V ANALOG SUPPLY, 10-BIT, 65/40 MSPS ANALOG-TO-DIGITAL CONVERTERS WITH INTERNAL REFERENCE PDF資料下載
參數(shù)資料
| 型號(hào)： | ADS5102CPFBR |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 1.8-V ANALOG SUPPLY, 10-BIT, 65/40 MSPS ANALOG-TO-DIGITAL CONVERTERS WITH INTERNAL REFERENCE |
| 中文描述： | 1.8 - V模擬電源，10位，65/40 MSPS的模擬到數(shù)字的，具有內(nèi)部參考變換器 |
| 文件頁數(shù)： | 14/23頁 |
| 文件大?。?/td> | 334K |
| 代理商： | ADS5102CPFBR |
ADS5102
ADS5103
SLAS351B – OCTOBER 2001 – REVISED DECEMBER 2001
21
www.ti.com
DEFINITION OF SPECIFICATIONS
Analog Input Bandwidth—The analog input frequency at which the spectral power of the fundamental
frequency (as determined by the FFT analysis) is reduced by 3 dB.
Aperture Delay—The delay between the 50% point of the rising edge of the clock and the instant at which the
analog input is sampled.
Aperture Uncertainity (Jitter)—The sample-to-sample variation in aperture delay.
Differential Nonlinearity (DNL)—The maximum deviation of any single LSB transition at the digital output from
an ideal 1 LSB step at the analog input. Ideally, each transition step is 1 LSB wide. DNL is the measured error
from theoretical in step size. A DNL of less than –1 LSB implies no missing codes.
Integral Nonlinearity (INL)—is the summation of the differential nonlinearity errors and indicates the worst
case deviation from an best fit straight line that is drawn from 1/2 LSB of the first transition to 1/2 LSB above
the last transition. The best fit is determined using the least squares curve fitting method.
Duty Cycle—is the ratio of the clock time high over the full clock period (time high plus time low) and then also
the time low over the total clock period. At a given clock rate, these specs define the acceptable duty cycle
allowed on the clock.
Sampling Rate (Fs)—The rate at which the converter tested to ensure conversion of analog signals to digital.
The maximum rate specified is the rate and which the device is production tested to ensure performance specs
are met. Expressed in mega samples per second (MSPS).
Output Propagation Delay—The delay between the 50% point of the falling edge of clock signal and the time
when all output data bits are within valid logic levels.
Offset Error—In an ideal ADC the first transition from 0000000000 should occur at 1/2 LSB above REFB. Offset
Error is defined as the difference between this ideal first transition and the voltage level where the first transition
actually occurs. Expressed in % full scale range (%FSR) but may also be expressed in volts. This can be thought
of as shifting the transfer function either left or right along the X-axis.
Overvoltage Recovery Time—The amount of time required for the converter to recover to 0.2% accuracy after
an analog input signal 150% of full scale is reduced to midscale.
Power Supply Rejection Ratio—The ratio of a change in input offset voltage to a change in power supply
voltage.
Total Harmonic Distortion (THD)—The ratio of the peak signal amplitude to the summation of the harmonic
components. This is expressed in – dB. THD = 20 Log [input amplitude/(summation of harmonic bins)]. For
calculation purposes, the first 7 harmonics are included in the calculations.
Signal To Noise Distortion (SINAD)—The ratio of the rms signal amplitude (set 1 dB below full scale) to rms
value of the sum of all other spectral noise and harmonic components, but excluding dc.
Signal to Noise Ratio (SNR)—The ratio of the rms signal amplitude (set at 1 dB below full scale) to the rms
value of the the sum of all other spectral components, excluding the first five harmonics and dc. Reported in
dB.
Spurious Free Dynamic Range (SFDR)—The difference between the peak amplitude of a fundamental input
sine wave and the largest peak spurious component that appears, excluding dc and the input. The peak
spurious component may or may not be a harmonic frequency. May be reported in dBc (i.e., degrades as signal
levels is lowered), or in dBFS (always related back to converter full scale).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADS5102 | 1.8-V ANALOG SUPPLY, 10-BIT, 65/40 MSPS ADC WITH INTERNAL REFERENCE |
| ADS5102EVM | 1.8-V ANALOG SUPPLY, 10-BIT, 65/40 MSPS ANALOG-TO-DIGITAL CONVERTERS WITH INTERNAL REFERENCE |
| ADS5102IPFB | 1.8-V ANALOG SUPPLY, 10-BIT, 65/40 MSPS ANALOG-TO-DIGITAL CONVERTERS WITH INTERNAL REFERENCE |
| AK4101AVQ | QUAD OUTPUTS 192KHZ 24 BIT DIT |
| AD567 | CORRECTION TO CASE OUTLINE DIMENSION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADS5102CPFBRG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10 Bit 65MSPS 1.8V Int/Ext Ref w/Pwrdwn RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS5102EVM | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 ADS5102 Eval Mod RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| ADS5102IPFB | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10 Bit 65MSPS 1.8V Int/Ext Ref w/Pwrdwn RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS5102IPFBG4 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10 Bit 65MSPS 1.8V Int/Ext Ref w/Pwrdwn RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| ADS5102IPFBR | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 10 Bit 65MSPS 1.8V Int/Ext Ref w/Pwrdwn RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。