- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄362153 > ADSP-2101KS-66 (ANALOG DEVICES INC) ADSP-2100 Family DSP Microcomputers PDF資料下載
參數(shù)資料
| 型號(hào)： | ADSP-2101KS-66 |
| 廠(chǎng)商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | 數(shù)字信號(hào)處理 |
| 英文描述： | ADSP-2100 Family DSP Microcomputers |
| 中文描述： | 24-BIT, 16.67 MHz, OTHER DSP, PQFP80 |
| 封裝： | METRIC, PLASTIC, QFP-80 |
| 文件頁(yè)數(shù)： | 16/64頁(yè) |
| 文件大小： | 666K |
| 代理商： | ADSP-2101KS-66 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)
ADSP-21xx
–16–
REV. B
Program Flow Instructions
DO <addr> [UNT IL term] ;
[IF cond] JUMP (Ix) ;
[IF cond] JUMP <addr>;
[IF cond] CALL (Ix) ;
[IF cond] CALL <addr>;
IF [NOT ] FLAG_IN
IF [NOT ] FLAG_IN
[IF cond] SET |RESET |T OGGLE FLAG_OUT [, ...] ;
[IF cond] RT S ;
[IF cond] RT I ;
IDLE [(n)] ;
Do Until Loop
J ump
Call Subroutine
JUMP <addr>;
CALL <addr>;
J ump/Call on Flag In Pin
Modify Flag Out Pin
Return from Subroutine
Return from Interrupt Service Routine
Idle
Miscellaneous Instructions
NOP ;
MODIFY (Ix , My);
[PUSH ST S] [, POP CNT R] [, POP PC] [, POP LOOP] ;
ENA|DIS
SEC_REG [, ...] ;
BIT _REV
AV_LAT CH
AR_SAT
M_MODE
T IMER
G_MODE
Notation Conventions
Ix
Index registers for indirect addressing
My
Modify registers for indirect addressing
<data>
Immediate data value
<addr>
Immediate address value
<exp>
Exponent (shift value) in shift immediate instructions (8-bit signed number)
<ALU>
Any ALU instruction (except divide)
<MAC>
Any multiply-accumulate instruction
<SHIFT >
Any shift instruction (except shift immediate)
cond
Condition code for conditional instruction
term
T ermination code for DO UNT IL loop
dreg
Data register (of ALU, MAC, or Shifter)
reg
Any register (including dregs)
;
A semicolon terminates the instruction
,
Commas separate multiple operations of a single instruction
[ ]
Optional part of instruction
[, ...]
Optional, multiple operations of an instruction
option1
|
option2
List of options; choose one.
No Operation
Modify Address Register
Stack Control
Mode Control
Assembly Code E xample
T he following example is a code fragment that performs the filter tap update for an adaptive filter based on a least-mean-squared
algorithm. Notice that the computations in the instructions are written like algebraic equations.
MF=MX0*MY1(RND), MX0=DM(I2,M1);
MR=MX0*MF(RND), AY0=PM(I6,M5);
DO adapt UNTIL CE;
AR=MR1+AY0, MX0=DM(I2,M1), AY0=PM(I6,M7);
PM(I6,M6)=AR, MR=MX0*MF(RND);
{MF=error*b eta}
adapt:
MODIFY(I2,M3);
MODIFY(I6,M7);
{Point to oldest data}
{Point to start of data}
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADSP-2101KS-80 | ADSP-2100 Family DSP Microcomputers |
| ADSP-21msp5x | ADSP-2100 Family DSP Microcomputers |
| ADSP-2101BP-66 | ADSP-2100 Family DSP Microcomputers |
| ADSP-2101BP-80 | ADSP-2100 Family DSP Microcomputers |
| ADSP-2101KG-100 | ADSP-2100 Family DSP Microcomputers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADSP-2101KS-80 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
| ADSP-2101TG/883B-40 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:16-Bit Digital Signal Processor |
| ADSP-2101TG/883B-50 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:16-Bit Digital Signal Processor |
| ADSP-2101TG-40 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:16-Bit Digital Signal Processor |
| adsp-2101tg-40/883 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。