參數(shù)資料
型號(hào): ADSP-21060CZ-133
廠商: Analog Devices Inc
文件頁(yè)數(shù): 32/64頁(yè)
文件大小: 0K
描述: IC DSP CONTROLLER 32BIT 240CQFP
產(chǎn)品培訓(xùn)模塊: SHARC Processor Overview
標(biāo)準(zhǔn)包裝: 1
系列: SHARC®
類型: 浮點(diǎn)
接口: 主機(jī)接口,連接端口,串行端口
時(shí)鐘速率: 33MHz
非易失內(nèi)存: 外部
芯片上RAM: 512kB
電壓 - 輸入/輸出: 5.00V
電壓 - 核心: 5.00V
工作溫度: -40°C ~ 100°C
安裝類型: 表面貼裝
封裝/外殼: 240-CBFQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 240-CQFP(32x32)
包裝: 托盤
Rev. F
|
Page 38 of 64
|
March 2008
ADSP-21060/ADSP-21060L/ADSP-21062/ADSP-21062L/ADSP-21060C/ADSP-21060LC
Link Ports —1 × CLK Speed Operation
Table 23. Link Ports—Receive
5 V
3.3 V
Unit
Parameter
Min
Max
Min
Max
Timing Requirements
tSLDCL
Data Setup Before LCLK Low1
3.5
3
ns
tHLDCL
Data Hold After LCLK Low
3
ns
tLCLKIW
LCLK Period (1
u Operation)
tCK
ns
tLCLKRWL
LCLK Width Low
6
ns
tLCLKRWH
LCLK Width High
55ns
Switching Characteristics
tDLAHC
LACK High Delay After CLKIN High2, 3
18 + DT/2
28.5 + DT/2
18 + DT/2
28.5 + DT/2
ns
tDLALC
LACK Low Delay After LCLK High
–3
+13
–3
+13
ns
tENDLK
LACK Enable From CLKIN
5 + DT/2
ns
tTDLK
LACK Disable From CLKIN
20 + DT/2
ns
1 For ADSP-21062, specification is 3 ns min.
2 LACK goes low with tDLALC relative to rise of LCLK after first nibble, but does not go low if the receiver’s link buffer is not about to fill.
3 For ADSP-21060C, specification is 18 + DT/2 ns min, 29 + DT/2 ns max.
Table 24. Link Ports—Transmit
5 V
3.3 V
Unit
Parameter
Min
Max
Min
Max
Timing Requirements
tSLACH
LACK Setup Before LCLK High1
18
ns
tHLACH
LACK Hold After LCLK High
–7
ns
Switching Characteristics
tDLCLK
Data Delay After CLKIN (1
u
Operation)2
15.5
ns
tDLDCH
Data Delay After LCLK High3
32.5
ns
tHLDCH
Data Hold After LCLK High
–3
ns
tLCLKTWL
LCLK Width Low4
(tCK/2) – 2
(tCK/2) + 2
(tCK/2) – 1
(tCK/2) + 1.25
ns
tLCLKTWH
LCLK Width High5
(tCK/2) – 2
(tCK/2) + 2
(tCK/2) – 1.25
(tCK/2) + 1
ns
tDLACLK
LCLK Low Delay After LACK High6
(tCK/2) + 8.5
(3
u tCK/2) + 17 (tCK/2) + 8
(3
u tCK/2) + 17.5 ns
tENDLK
LACK Enable From CLKIN
5 + DT/2
ns
tTDLK
LACK Disable From CLKIN
20 + DT/2
ns
1 For ADSP-21060L/ADSP-21060LC, specification is 20 ns min.
2 For ADSP-21060L, specification is 16.5 ns max; for ADSP-21060LC, specification is 16.75 ns max.
3 For ADSP-21062, specification is 2.5 ns max.
4 For ADSP-21062, specification is (tCK/2) – 1 ns min, (tCK/2) + 1.25 ns max; for ADSP-21062L, specification is (tCK/2) – 1 ns min, (tCK/2) + 1.5 ns max; for ADSP-21060LC
specification is (tCK/2) – 1 ns min, (tCK/2) + 2.25 ns max.
5 For ADSP-21062, specification is (tCK/2) – 1.25 ns min, (tCK/2) + 1 ns max; for ADSP-21062L, specification is (tCK/2) – 1.5 ns min, (tCK/2) + 1 ns max; for ADSP-21060C
specification is (tCK/2) – 2.25 ns min, (tCK/2) + 1 ns max.
6 For ADSP-21062, specification is (tCK/2) + 8.75 ns min, (3 × tCK/2) + 17 ns max; for ADSP-21062L, specification is (tCK/2) + 8 ns min, (3 × tCK/2) + 17 ns max; for
ADSP-21060LC specification is (tCK/2) + 8 ns min, (3 × tCK/2) + 18.5 ns max.
相關(guān)PDF資料
PDF描述
GBC22DRES CONN EDGECARD 44POS .100 EYELET
3-1624113-2 INDUCTOR 18NH 5% 0805
ADSP-21060CW-160 IC DSP CONTROLLER 32BIT 240CQFP
ADSP-21060LCB-133 IC DSP CONTROLLER 32BIT 225BGA
VI-B4Z-CY-F2 CONVERTER MOD DC/DC 2V 20W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21060CZ-160 功能描述:IC DSP CONTROLLER 32BIT 240CQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號(hào)處理器) 系列:SHARC® 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時(shí)鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-21060CZ-160 制造商:Analog Devices 功能描述:Digital Signal Processor IC Supply Volta
ADSP-21060CZZ-133 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 33MHz 240-Pin CQFP 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT 33MHZ 240CQFP - Trays
ADSP-21060CZZ-160 制造商:Analog Devices 功能描述:DSP Floating-Point 32-Bit 40MHz 40MIPS 240-Pin CQFP 制造商:Analog Devices 功能描述:DSP FLOATING PT 32BIT 40MHZ 40MIPS 240CQFP - Trays
ADSP-21060DW-160 制造商:Rochester Electronics LLC 功能描述:- Bulk