參數(shù)資料
型號: ADSP-2111BG-52
廠商: ANALOG DEVICES INC
元件分類: 數(shù)字信號處理
英文描述: PC MC 10MBPS UTP/BNC
中文描述: 24-BIT, 13 MHz, OTHER DSP, CPGA100
封裝: CERAMIC, PGA-100
文件頁數(shù): 16/64頁
文件大小: 666K
代理商: ADSP-2111BG-52
ADSP-21xx
–16–
REV. B
Program Flow Instructions
DO <addr> [UNT IL term] ;
[IF cond] JUMP (Ix) ;
[IF cond] JUMP <addr>;
[IF cond] CALL (Ix) ;
[IF cond] CALL <addr>;
IF [NOT ] FLAG_IN
IF [NOT ] FLAG_IN
[IF cond] SET |RESET |T OGGLE FLAG_OUT [, ...] ;
[IF cond] RT S ;
[IF cond] RT I ;
IDLE [(n)] ;
Do Until Loop
J ump
Call Subroutine
JUMP <addr>;
CALL <addr>;
J ump/Call on Flag In Pin
Modify Flag Out Pin
Return from Subroutine
Return from Interrupt Service Routine
Idle
Miscellaneous Instructions
NOP ;
MODIFY (Ix , My);
[PUSH ST S] [, POP CNT R] [, POP PC] [, POP LOOP] ;
ENA|DIS
SEC_REG [, ...] ;
BIT _REV
AV_LAT CH
AR_SAT
M_MODE
T IMER
G_MODE
Notation Conventions
Ix
Index registers for indirect addressing
My
Modify registers for indirect addressing
<data>
Immediate data value
<addr>
Immediate address value
<exp>
Exponent (shift value) in shift immediate instructions (8-bit signed number)
<ALU>
Any ALU instruction (except divide)
<MAC>
Any multiply-accumulate instruction
<SHIFT >
Any shift instruction (except shift immediate)
cond
Condition code for conditional instruction
term
T ermination code for DO UNT IL loop
dreg
Data register (of ALU, MAC, or Shifter)
reg
Any register (including dregs)
;
A semicolon terminates the instruction
,
Commas separate multiple operations of a single instruction
[ ]
Optional part of instruction
[, ...]
Optional, multiple operations of an instruction
option1
|
option2
List of options; choose one.
No Operation
Modify Address Register
Stack Control
Mode Control
Assembly Code E xample
T he following example is a code fragment that performs the filter tap update for an adaptive filter based on a least-mean-squared
algorithm. Notice that the computations in the instructions are written like algebraic equations.
MF=MX0*MY1(RND), MX0=DM(I2,M1);
MR=MX0*MF(RND), AY0=PM(I6,M5);
DO adapt UNTIL CE;
AR=MR1+AY0, MX0=DM(I2,M1), AY0=PM(I6,M7);
PM(I6,M6)=AR, MR=MX0*MF(RND);
{MF=error*b eta}
adapt:
MODIFY(I2,M3);
MODIFY(I6,M7);
{Point to oldest data}
{Point to start of data}
相關(guān)PDF資料
PDF描述
ADSP-2111BG-66 ADSP-2100 Family DSP Microcomputers
ADSP-2101BG-66 ADSP-2100 Family DSP Microcomputers
ADSP-2111BG-80 ADSP-2100 Family DSP Microcomputers
ADSP-2101BG-80 ADSP-2100 Family DSP Microcomputers
ADSP-2101BP-100 ADSP-2100 Family DSP Microcomputers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-2111BG-66 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers
ADSP-2111BG-80 功能描述:IC DSP CONTROLLER 16BIT 100PGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:ADSP-21xx 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
ADSP-2111BGZ-80 制造商:Analog Devices 功能描述:DSP FIX PT 16BIT 20MHZ 20MIPS 100CPGA - Trays
ADSP-2111BS-52 制造商:AD 制造商全稱:Analog Devices 功能描述:ADSP-2100 Family DSP Microcomputers
ADSP-2111BS-66 制造商:Analog Devices 功能描述:DSP Fixed-Point 16-Bit 16.67MHz 16.67MIPS 100-Pin PQFP